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1 
Abstract 
 
Transfer printing is a promising fabrication process for the high-performance electronic devices, 
novel device structures, and flexible electronics. It enables the combination of the current low-
cost and well-established standard silicon process with high performance of III-V compound 
semiconductor to overcome the limitations of silicon devices, resulting in low-cost fabrication 
of high-performance devices. This process can be applied to not only III-V compound 
semiconductor technology but also low-dimensional materials (i.e. graphene and nanowires). In 
addition, it guarantees the freedom of choice of materials and substrates. Thus, combination and 
stacking process of various nanomaterials can be potentially employed by transfer printing for 
the fabrication of diverse hetero-structured optoelectronic applications. Furthermore, transfer 
printing of inorganic semiconductor onto flexible substrate enables to achieve high-performance 
flexible electronic system. As a result, the transfer printing has been actively studied in various 
research fields. 
In this thesis, we introduce the various transfer printing methods and their applications in 
electronic and optoelectronic devices. Firstly, Chapter 1 introduces the historical background 
and the necessity of the transfer printing, the mechanism of the various transfer printing 
methods, and its applications. In Chapter 2, we introduce the dry transfer printing method of 
InAs high electron mobility transistor (HEMT) on silicon substrate for the silicon-based high-
performance electronic device. In Chapter 3, we introduce the broadband and high-
photoresponsivity photodiode through hetero-integration of III-V compound semiconductors on 
Si substrates with high-quality interface. In Chapter 4, we show the adhesive layer-assisted 
transfer printing method and the wrinkling process of the III-V compound semiconductor 
nanomembranes by using the vacuum-induced stress control of nanomembranes on 
polydimethylsiloxane (PDMS) microwell arrays. In this method, the size, direction, and location 
of wrinkle arrays can be easily controlled by changing the shape and location of the microwell 
arrays and the modulus of soft substrates. Finally, we introduce nanosheet-on-one-dimensional 
heterojunction photodiode by using wet transfer printing process in Chapter 5. The device 
shows high rectification ratio, very low dark current, and the high On/Off current ratio at room 
temperature under the light illumination. The transfer printing methods introduced in this thesis 
can be potentially employed in the fabrication of various heterostructure of semiconductors for 
diverse optoelectronic applications.  
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 Chapter 1. Introduction 
 
The size of the metal-oxide-semiconductor field-effect transistors (MOSFETs) device is 
closely related to the performances, integration density, and fabrication cost. When the size of 
the MOSFET is reduced, not only are integration density increased, but also the power 
dissipation, delay time, operation voltage and current of the device are reduced as shown in 
Table 1.1.1 Since the invention of the integrated circuit, the semiconductor technology has been 
focused on reducing the size of devices in order to improve the device performances and 
integration density, and reduce the fabrication costs. As a result, in the early 2000s, 
semiconductor devices under 90 nm were commercialized. However, the scaling has become 
more and more challenging due to fundamental device-physics reasons. If the device gate length 
is less than 90nm, further reduction in gate length has yielded limited improvements in 
performance due to velocity saturation and source velocity limit. These limitations have 
overcome through various technological innovations including strain engineering, metal/high-κ 
technology, and tri-gate transistors. However, many researchers expect that it will not be 
possible to overcome the physical limitations of the device and the process as a way to improve 
the device performance by continuous reducing the size. 
Silicon has been used in the semiconductor industry for a long time because of its good 
electrical properties and low cost. However, in order to continuously improve the performance 
of the devices, it is necessary to change to a channel material with better mobility than that of 
current silicon channel material. As shown in Table 1.2, representative materials are low 
dimensional materials and III-V compound semiconductor which includes graphene and InAs. 
However, there are also problems with adopting these materials, which are difficult to be 
applied to well-established silicon process technology for a long time. Due to the III-V 
compound semiconductors such as InAs or 2D materials, it is difficult to grow directly on the 
silicon substrate. This includes graphene that are epitaxially grown in accordance with the 
lattice constant of the substrate and have a large difference in the lattice constant of the silicon 
substrate. Moreover, this indicates that it is difficult to directly apply the current silicon process 
to the device fabrication process of the compound semiconductor. In order to solve this problem, 
the epitaxial layer transfer printing technique was introduced.2 As shown in Figure 1.1, a high-
performance III-V compound semiconductor layer as a channel layer and sacrificial layer were 
grown on III-V compound semiconductor substrate. Through the selective etching of sacrificial 
layer, the III-V channel layer was separated from the III-V compound semiconductor substrate. 
Finally, the III-V channel layer was transferred onto the arbitrary substrate by using elastomeric 
polydimethylsiloxane (PDMS) stamp. Since the high-performance III-V channel layer is 
transferred onto the silicon substrate with this simple process, the subsequent device fabrication 
15 
process can proceed through the conventional silicon process. According to the paper published 
in Nature in 2010, the electron mobility of the transferred InAs transistor was about 5,500 
cm2/(V·s), which was very high value compared with a silicon transistor. This technique can 
reduce the body effect of the field effect transistor by the insertion of the oxide layer under 
channel layer as well as the use of high performance channel layers. Epitaxial layer transfer 
printing technology enables not only the fabrication of high performance transistors but also the 
development of various heterojunction devices that could not be fabricated before. As 
mentioned earlier, the single crystal semiconductor thin films fabricated by the epitaxial growth 
is difficult to employed in diversely structured devices due to the limitation of lattice match. 
However, the epitaxial layer transfer printing technique enables the diverse device structures by 
simply stacking the epitaxial layers, regardless of the lattice constant of each epitaxial layer. It is 
free from the lattice mismatching shown in Figure 1.2. Therefore, it is expected to be able to 
fabricate high performance transistors such as high electron mobility transistor (HEMT), 
functional photodiodes such as heterojunction photodetector or light emitting diodes of quantum 
well structure. In addition, they are made into novel device structures through the transfer 
printing process. Furthermore, it seems possible to develop or invent new optoelectronic devices. 
Lastly, it is possible to develop flexible devices with high performance through transferring onto 
the flexible substrates such as plastic (Figure 1.3)3 and to engineer the device performances, 
such as carrier mobility or band gap, by applying a strain during a transfer printing (Figure 
1.4).4 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
16 
 
Table 1.1. Basic scaling rules for circuit performances. (Dennard et al, IEEE J. Solid-State 
Circuit 1974, 9, p256)1 
Device of Circuit Parameter Scaling Factor 
Device dimension tox, L, W 1/κ 
Doping concentration Na κ 
Voltage V 1/κ 
Current I 1/κ 
Capacitance ɛA/t 1/κ 
Delay time/circuit VC/I 1/κ 
Power dissipation/circuit VI 1/κ2 
Power density VI/A 1 
 
 
 
 
 
Table 1.2. Characteristics of several semiconducting materials. 
 Si InGaAs InAs CNT Black Phosphorus Graphene
Electron mobility (cm2/V·s) 1,400 3,900 40,000 10,000 - 100,000 
Hole mobility (cm2/V·s) 450 1,900 500 - 1,000 ~100,000
Band gap (eV) 1.12 0.66 0.35 0 ~ 2 0.36 0 ~ 0.5 
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Figure 1.1. Schematic illustration of the InAs nanoribbon onto silicon substrate by an epitaxial 
layer transfer printing. (Ko et al, Nature 2010, 468, p286)2 
 
 
 
 
 
Figure 1.2. Van der Waals heterostructures are formed free from the lattice mismatch. 
(Novoselov et al, Science 2016, 353, p461)5 
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Figure 1.3. Various examples of flexible and stretchable electronic systems through the transfer 
process. (a) Electronic eyeball camera (b and c) LED display devices (Rogers et al. Science 
2010, 327, p1605)3 
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Figure 1.4. Schematic illustration of the elastically strain-sharing procedure of the trilayer 
nanomembrane heterostructure. (a) Each layer heterostructure is assembled with a different 
strain. (b) The center layer is highly strained after the assembly of heterostructure. (c) The top 
and bottom layers are induced by the tensile stress after selective etching processes. (Paskiewicz 
et al, ACS nano 2011, 5, p5533)4 
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1.1. Heterojunction 
 
The homogeneous structure in a semiconductor interface region is called homojunction, 
which is formed by different doping process in single semiconductor material. When two 
different semiconductor materials are bonded, it is called a heterojunction. The two materials 
used to make the heterojunction have different energy band gaps, resulting in energy band 
discontinuity at the junction interface. Figure 1.5 shows the band structures of heterojunction in 
three situations. When the band gap of a semiconductor material that has a narrow gap is 
completely surrounded by a forbidden energy gap of a semiconductor material that has a wide 
gap as shown in Fig. 5a, it is called a straddling gap (type I). When forbidden energy gap of 
each other semiconductor materials overlaps without surroundings, it is called a staggered gap 
(type II). Lastly, when the forbidden energy gap of each other semiconductor materials deviates, 
it is called a broken gap (type III).  
According to the combination of the different band gap materials, the heterojunction can be 
further classified into four types. In case of the type of the semiconductor materials with a wide 
band gap, the capital letters are given to them, and the lowercase characters are given to the 
semiconductor materials with narrow band gap. For example, in the heterojunction between an 
n-type semiconductor material with a wide band gap and p-type semiconductor material with 
narrow band gap, it can be expressed as N-p junction. Thus, it can be classified into unipolar 
junction such as n-N or p-P junctions, and bipolar junction such as n-P or p-N junctions.6 
In order to obtain the heterostructures in single crystalline semiconductor system, the 
semiconducting thin films must be deposited on the surface of the single crystal through 
epitaxial growth such as a liquid phase epitaxy (LPE), vaper phase epitaxy (VPE), and 
molecular beam epitaxy (MBE) methods. The epitaxial growth is used in fabrication processes 
of bipolar junction transistor (BJT) and complementary metal-oxide-semiconductor (CMOS), 
and is a very important process especially for compound semiconductors such as InAs and 
GaAs. In addition, the epitaxial growth is used to form a heterojunction for the high-
performance devices such as high electron mobility transistor (HEMTs) and opto-electronic 
devices which include light-emitting diode (LED) and light amplification by stimulated 
emission of radiation (Laser). These devices are designed based on the energy band 
discontinuity of heterojunctions. For example, in case of HEMT device, two dimensional 
electron gas layer (2DEG) spatially separated from the ionized donors is formed in the junction 
interface by energy band discontinuity, resulting in the decrease of the impurity scattering of 
carriers as shown in Fig. 1.6. Therefore, a mean free path of the electrons is increased in this 
layer and device performance is increased as a result.  
For the high quality heterojunction, the lattice constants of the two materials must be well 
matched. Figure 1.7 shows the heterojunction of layers with different lattice constants, the 
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difference in lattice constants induces internal strains (Fig. 1.7(b)) and crystal defects (Fig. 
1.7(c)). The strain in semiconductor layer affects the carrier mobility and electron band gap, and 
the defects by lattice mismatch causes the generation of interface state. Although, there are 
several efforts to overcome this problem by using direct growth with buffer layer and wafer 
bonding technology, the thick buffer layer of direct growth method and high temperature/ 
pressure process of wafer bonding technology have been a restriction to the device applications. 
In conclusion, the heterostructure devices have been studied on limited structures. 
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Figure 1.5. The three types of heterojunctions depend on the energy band alignment.  
 
 
 
 
 
Figure 1.6. Schematic energy band diagram of high electron mobility transistor (HEMT) based 
on GaAs. (Mimura et al, Jpn. J. Appl. Phys. 1980, 19, p.L225)7 
 
 
   
Figure 1.7. Induced strain and defects in the interface between heteroepitaxial layers by the 
lattice mismatch. (a) Freestanding form (b) Heteroepitaxy with induced strain (c) Defects by 
lattice mismatch 
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1.2. Transfer printing 
 
The broad definition of transfer printing is that a material is printed from a donor substrate 
to other substrate and it can be accomplished by several ways. The most primary way is direct 
contact of donor substrate including target material to receiver substrate, and in this case the 
transfer printing technology primarily relies on differential work of adhesion when a target 
material on donor substrate is touching a receiver substrate.8 Work of adhesion is one of the 
terms to describe the amount of adhesive strength, which is required energy to pull apart to form 
unit surface areas of each of the two substances. The work of adhesion between material A and 
B, WAB, is written, 
 
୅ܹ୆ ൌ γ୅ ൅ γ୆ െ γ୅୆ 
	
where γA and γB are the surface energies of the material A and B, respectively. In addition, γAB is 
the interfacial energy between material A and B. If the work of adhesion between a donor 
substrate and a target material, WDT, is smaller than that between a receiver substrate and the 
target material, WRT, the target material will transfer on the receiver substrate. On the contrary, 
the target material will remain on donor substrate at WDT>WRT. Moreover, we cannot always 
transfer any material from donor substrate onto any desired substrate. We can only transfer 
through direct contact with them. Consequently in most cases, transfer printing process is 
carried out via a stamp including Ecoflex, polydimethylsiloxane (PDMS), and polyurethane. 
Accordingly not only to the work of the adhesion but also other factors such as separation speed 
of the stamp9-11 and the contact condition12-16 become highly significant in transfer printing 
process. Considering these factors, various transfer printing strategies have been researched and 
developed. 
In Figure 1.8, several transfer printing strategies are briefly demonstrated. In Figure 1.8a, a 
dry transfer printing process using planar elastomer is shown. This dry transfer printing 
corresponds to a basic transfer printing method using elastomeric stamp, and in this case planar 
elastomer is acted as a transporter for transfer of a target material from a donor substrate onto a 
foreign substrate. Usually, heat or pressure is applied in order to enhance the bonding between 
the target material and receiver substrate when the target material is transferred from the stamp 
onto receiver substrate. In other ways, kinetic control during stamp-peeling process9-11 or 
undercut-etching2, 17, 18 of sacrificial layer before transfer process can be added to achieve the 
transfer printing. 
In some cases, it is difficult to print a target material onto a receiver substrate if the surface 
of a receiver substrate is poor. In this case, the adhesive layer can be introduced into transfer 
printing process to make the target materials strongly adhere to the target material to the 
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receiver substrate as demonstrated in Figure 1.8b. Furthermore, the introduction of adhesive 
layer into transfer printing enables low-dimensional materials such as nanowires to be 
transferred19, 20 or the target material not to be damaged during harsh process if the harsh 
treatment or process is needed during the transfer printing.21 
 
 
 
 
 
 
 
Figure 1.8. Brief illustration of schematics of various transfer process strategies. 
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When the receiver substrate is topographically rough such as substrates coated with 
nanoparticles or nanowires, the dry transfer process is not an effective method due to low 
adhesion force. Through the wet-transfer process, the tight and smooth contact can be formed by 
the attractive capillary force between a target material and receiver substrate as demonstrated in 
Figure 1.8c. In addition, the target material can be fixed to the nanomaterials such as nanowire 
or nanoparticles. It enables the diverse combinations of materials and various device structures.  
In Figure 1.8d, other strategies to improve the transfer printing via surface-modified 
elastomeric stamp are demonstrated. By utilizing structured or surface modified elastomeric 
stamp, a target material can be deterministically transferred onto desired substrate.22, 23 Plus an 
improvement of compliance of the stamp is allowed so that a facile transfer of thin film onto 
curved substrate without any damage can be achieved.12 Additionally, through structure 
engineering of the stamp, the initiation–propagation of the interfacial failure13 or the extent of 
conformal contact between the stamp and a target material11-13 can be regulated to control the 
adhesion between the stamp and the printable material. 
All these transfer printing strategies have been developed, chosen, and applied to each proper 
situation considering all of the characteristics of target material, donor and receiver substrate, 
and stamp.  
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1.3. Heterostructure Devices 
1.3.1. High Electron Mobility Transistor (HEMT) 
Field-Effect Transistor (FET) easily controls the operation of the device by the electric field, 
so it has been mainly used in electronic circuits due to its simple structure and manufacturing 
process. However, FETs are difficult to be used in high frequency applications due to the doped 
channel layer and body effect by the substrate. Since the GaAs/n-AlGaAs HEMT was invented 
by Mimura and his colleagues in Fujitsu in 1979, to overcome these limitations of high 
frequency applications of FETs, HEMT devices have been actively studied for high frequency 
applications.24 Currently, HEMT devices are mainly used in communication system requiring 
high frequency operation.25  
The one of most important physical parameters in FETs is the scattering length of electrons or 
holes (known as the mean free path).26 In a typical FET, the scattering length is considerably 
shorter than the channel length. For example, the scattering length of a silicon FET is not more 
than a few nanometers. As a result, the movement of electrons is delayed by the several 
scattering event in the channel of the devices. These scattering events are mainly caused by 
lattice defects, impurities and phonons. The HEMT devices are the device to induce the ballistic 
transport while reducing scattering events by impurities in a channel layer. Figure 1.6 shows the 
energy band diagram of the HEMT, which consists of a heterojunction of an n-type doped layer 
and an intrinsic semiconductor layer. When the heterojunction is formed with appropriately 
thick n-type layer, the entire n-type layer is depleted and an electron accumulation layer with 
triangular shape is formed at the interface region.24 This electron accumulation layer is called a 
two dimensional electron gas (2DEG). In this device, the thickness of the n-type layer is an 
important factor. When the n-type layer is thick, the electric field from gate electrode is blocked 
in the charge neutral region, so it becomes impossible to effectively control the 2DEG layer. 
Although the HEMT devices show better performances than silicon-based FETs, it is difficult to 
integrate them on the silicon substrates or with silicon devices due to the use of III-V compound 
semiconductor for the heterojunction of HEMTs.  
 
1.3.2. PN heterojunction Diode 
Since the development of a PN junction diode as excellent rectifier in 1939 by R. S. Ohl, the 
diode have been used as an element for the rectification of signal in electronic circuit and 
communication systems.27 PN junction is also used as basic structures of optical devices as well 
as a diode for excellent rectification property. Devices with PN junction structure such as solar 
cells, photodetector, and LEDs are used in different voltage ranges depending on their purpose. 
For example, LEDs operate at forward bias region, and solar cell and photodetector operate at 
zero bias and reverse bias regions, respectively. The rectifying behavior of the diode is 
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generated by the modulation in the height of the built-in potential at the PN junction interface. 
In here, the built-in potential at the PN junction interface appeared from different potential 
energies and/or position of the Fermi level when a PN junction is formed. At the forward bias, 
the concentration of electrons and holes whose energies are higher than potential barrier height 
is considerably increased as the reduction of the height of the built-in potential by the external 
electric field. This results in the significant increase of majority carriers. Therefore, the current 
of the forward-biased diode increases as the increase of the bias voltage. In the reverse bias, the 
concentration of the electrons and holes with energy higher than potential barrier height is 
decreased as the increase of the barrier height in the PN junction interface. As a result, the 
current of the reverse-biased diode does not increase as the increase of the reverse-bias voltage. 
In this way, the diode exhibits a rectifying behavior that allows a large amount of current flow in 
the forward bias and a small amount of current flow in the reverse bias condition.  
The PN junction diode is also used as a structure of the solar cell and photodetectors. When 
light is incident on the PN junction at the zero bias state (reverse bias in the case of 
photodetector), electron-hole pairs are generated in the depletion region. In addition, 
photocurrent is generated in the reverse bias direction by the electric field inside the depletion 
region. However, light of all wavelengths does not generate electron-hole pairs in the device. 
Depending on the energy of the light and the energy band gap of the semiconductor materials, 
light is absorbed or transmitted in the semiconductor materials. When the incident light energy 
is higher than the band gap of the semiconductor material, electron-hole pairs are generated in 
depletion region, and the light-generated electrons can jump in the conduction band at this time. 
The performances of the device which include solar cells and photodetectors, are mainly 
affected by the depletion layer and the built-in potential at the interface. The performance of the 
device can be controlled by the doping concentration of each region and heterogeneous 
integration. In the case of silicon-based homojunction devices, most of the doping process is 
performed by ion-implantation and diffusion processes. The physical ion-implantation causes 
interface defects, which adversely affect device performance. However, the heterojunction 
structure is possible to diverse functional device such as a broadband photodetector by the 
combination of different band gap materials and it is also possible to improve the device 
performance by inserting a thin insulating layer between the PN junctions.28, 29  
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Chapter 2. InAs High-Electron-Mobility Transistor (HEMT) on Silicon 
Substrate Fabricated by Dry Transfer printing 
 
2.1. Introduction  
 
Spintronics utilizes the spin degree of freedom of electrons as well as charge and finds a 
wide range of applications from logic to storage devices.30 The Rashba spin-orbit interaction 
(SOI) is particularly important in spintronic devices, such as the spin field-effect transistor 
(spin-FET).31, 32 Recently, III–V compound semiconductors (CSs), such as InGaAs, InAs, and 
InSb, with a significantly larger g-factor, high electron mobility, and strong SOI, have attracted 
much attention as channel materials in spin-FETs.32-34 One of the challenges in the development 
of spin-FETs is the heterogeneous integration of devices onto Si substrates, allowing III–V CS 
spintronics to be incorporated into existing Si semiconductor technology. For the similar 
purpose, technologies have been developed for the growth of magnetic tunnel junctions (MTJs) 
on Si substrates. Furthermore, the MTJ-based memory could then be integrated with Si 
complementary metal-oxide-semiconductor (CMOS) logic circuit in order to realize future 
universal large-scale integration (LSI) circuits.35, 36  
The heterogeneous integration of III–V CSs onto different substrates, including Si, glass, 
and flexible polymer substrates, has given rise to various potential applications that are not 
possible using conventional devices built on III–V CS substrates.9, 37-44 Due to the excellent 
electron mobility, a light electron effective mass, and efficient light emission/detection,43-46 the 
III–V CS has been used widely in MOSFETs, light-emitting diodes (LEDs), and solar cells on 
heterogeneous substrates.47-53 To date, there have been numerous attempts to integrate III–V CSs 
onto Si substrates. Direct growth of epitaxial III–V CSs on Si via strain-engineered growth 
techniques has been pursued for over three decades for use in large-area electronics.47, 54 
However, the relatively thick buffer layer and the interfacial defects resulting from the large 
lattice mismatch between III–V CSs and Si are considered as an inevitable obstacle. In apparent 
contrast, the selective etching of a sacrificial layer followed by the transfer of epitaxially grown 
III–V CS layers provides an alternative strategy that is free from the issues related to the lattice 
mismatch, thereby allowing integration of III–V CSs onto arbitrary host substrates including a 
Si substrate.2, 55 Although epitaxial transfer technology has been successfully applied for single 
layers of III–V CSs, multilayer transfer remains a great challenge due to the low selective 
etching capability for multiple material compositions in III–V CS heterostructures. The 
successful transfer of III–V heterostructures onto Si substrates may potentially lead to 
groundbreaking III–V CS devices such as high-electron mobility transistors (HEMTs) and spin-
FETs integrated onto Si substrates.  
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In this study, we report the promising integration of InAs HEMT structures onto a Si 
substrate by using an epitaxial transfer technique and demonstrate gate controlled SOI for 
potential spin-FET applications. In the epitaxial transfer technique, the pseudomorphic InAs 
HEMT structures grown on InP substrates are transferred onto Si substrates by employing a 
contact printing method after selective wet-etching of an InP substrate and buffer layers without 
destroying the active InAs HEMT structures. Furthermore, we found stronger gate electric field 
(Vg) dependence of the Rashba SOI in the transferred InAs HEMT structure. This is an essential 
factor in the realization of the spin-FET and demonstrates the potential feasibility of epitaxial 
transfer techniques to integrate III–V CS spintronic devices onto Si substrates. 
 
2.2. Experimental Details  
Epitaxial Growth of InAs HEMT Structures. The fabrication of the InAs HEMT 
structures was carried out using a molecular beam epitaxy system (MBE, Riber Compact 21T). 
After being loaded into the system, “epi-ready” semi-insulating InP (001) substrates were heated 
to 470 °C to thermally desorb a surface oxide layer and subsequently obtain a (2 × 4) surface 
reconstruction. The streaky (2 × 4) reflection high-energy electron diffraction (RHEED) patterns 
were kept throughout all layers of the InAs HEMT structure grown at a relatively low growth 
temperature between 380 and 440 °C. Both In0.52Al0.48As and In0.53Ga0.47As layers were 
completely lattice-matched to an InP (001) substrate. A 20 nm thick In0.53Ga0.47As layer on top 
of a 300 nm thick In0.52Al0.48As buffer layer was used to exclusively confine electrons in the 
InAs channel layer and also as an etch-stop layer, which was critical in the selective wet-etching 
process. A 20 nm thick Si-doped In0.52Al0.48As layer with a doping concentration of ∼4 × 1018 
cm–3 functioned as a carrier supply layer and was spatially separated from a 5 nm thick InAs 
channel layer by a 2 nm thick In0.52Al0.48As layer and 2 nm thick AlAs spacer layers to reduce 
the ionized donor scattering by the dopant in the carrier supply layer. The 5 nm In0.53Ga0.47As 
capping layer was used to prevent surface oxidation by the atmosphere.  
Epitaxial Transfer Processes. For the transfer of InAs HEMT structures onto Si substrates, 
we employed an elastomeric PDMS stamp to firmly attach and pick the InAs HEMT layer after 
the selective wet-etching process and subsequently transfer the InAs HEMT layer efficiently 
onto Si substrates by providing conformal contacts between the HEMT layer and Si substrates 
during the contact printing process (Figure 2.1a).9 In the etching process, a PMMA solution 
(495 PMMA C4, MicroChem Inc.) is diluted in chlorobenzene (1:2 v/v) to prepare 2 wt % 
PMMA solution. For the PMMA coating layer, a PMMA solution was spin-coated (4000 rpm, 
20 s) on the PDMS. The InP substrate and 300nm thick In0.52Al0.48As buffer layer were 
selectively etched in HCl solution (37% HCl diluted in H2O to a volume ratio of 2.3:1) with the 
addition of small amounts of a surfactant (sodium dodecyl sulfate, SDS).56-58 Here, because of 
the violent reactions in the etching process, the surfactant plays a critical role in preventing 
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bubble formation and attachment on the InP substrates, which otherwise disturbs the uniform 
etching, resulting in cracks and defects on the InAs HEMT layers after the wet-etching 
process.58 
Characterization Methods. The crystalline quality and bonding interface of the InAs 
HEMT active layers after the epitaxial transfer onto the SiO2/Si substrates were investigated 
using a HRTEM operated at 300 kV. The InAs channel was defined into a 64 μm wide and 80 
μm long Hall bar pattern (Figure 2.2) covered by a 100 nm thick SiO2 layer for gate insulation. 
Hall and SdH oscillation measurements were carried out in a 9T-He4 cryostation to determine 
the sheet carrier concentration (ns), electron mobility (μ), and Rashba SOI parameter (α) values.  
First-Principles Calculations. The band structure calculation was performed using the 
Vienna ab initio simulation package (VASP) integrated into the MedeA software environment 
using the Heyd–Scuseria–Ernzerhof (HSE06) hybrid functional.59-61 The semilocal part was 
treated within the generalized gradient approximation.62 Projector augmented-wave 
pseudopotentials were used.63 A cutoff energy of 250 eV and a 9 × 9 × 9 k mesh was chosen to 
ensure the convergence of the band gap and the effective mass. The electron effective mass was 
evaluated from the parabolic fitting of the lowest conduction band. 
 
2.3. Results and Discussion 
Figure 2.1a shows a schematic of the procedures used for the epitaxial transfer of a 
pseudomorphic InAs HEMT structure from an InP substrate onto a Si substrate. The InAs 
HEMT structures used in this study were epitaxially grown on InP (001) substrates using a 
solid-source molecular beam epitaxy (MBE) system. A schematic of the as-grown InAs HEMT 
structure is depicted in Figure 2.1b and it was integrated onto a Si substrate using the epitaxial 
transfer technique. The epitaxial transfer method consists of the selective wet-etching of an InP 
substrate and a buffer layer to separate the InAs HEMT active layers and the controlled transfer 
of the active layers onto a SiO2/Si substrate by using a contact printing process.2, 9 One of the 
critical requirements during the selective wet-etching process is the protection of In0.52Al0.48As 
layers included in the InAs HEMT active layers, except the 300 nm thick In0.52Al0.48As buffer 
layer, because they can easily be etched in a hydrochloric acid (HCl)-based wet-etching solution. 
Therefore, we employed a poly(methyl methacrylate) (PMMA) coating layer on top of an 
elastomeric poly(dimethylsiloxane) (PDMS) stamp for the partial embedment of the InAs 
HEMT active layers (Figure 2.3). In this process, a PMMA solution was spin-coated on the 
PDMS stamp, the as-grown InAs HEMT structure was gently pressed into the PMMA film, and 
the InP substrate and In0.52Al0.48As buffer layer were selectively etched in HCl solution. Here, 
the elastomeric PDMS stamp provides conformal contacts between the HEMT layer and Si 
substrates. During the selective wet etching process, the InAs HEMT active layers were 
protected from the etching solution using the PMMA embedding layer and an In0.53Ga0.47As 
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etch-stop layer. After the selective wet-etch process, the InAs HEMT active layers attached on 
the surface of PDMS stamp are transferred onto SiO2/Si substrates by the contact printing 
process. In the contact printing process, the PDMS stamp attaching the InAs HEMT active 
layers was gently pressed onto the SiO2/Si substrate by applying a pressure of ~100 kPa. During 
the contact printing process, the InAs HEMT layers on the PDMS stamp were transferred onto 
SiO2/Si substrates because of the higher surface energy of SiO2 compared to that of PDMS, 
resulting in stronger adhesive forces. Subsequently, it was baked in a convection oven at 100 °C 
for ~2 h before the peel-off of the PDMS stamp. Finally, the PMMA coating was removed by 
acetone washing, resulting in InAs HEMT active layers heterogeneously integrated on SiO2/Si 
substrate.  
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Figure 2.1. (a) Schematic of the epitaxial transfer processes to heterogeneously integrate an 
InAs HEMT structure onto a SiO2/Si substrate via selective wet-etching and contact printing. 
(b) Schematic of an as-grown InAs HEMT structure on an InP (001) substrate. A blue dotted 
line indicates a portion of the structure etched away. (c) A cross-sectional HRTEM image of an 
InAs HEMTstructure transferred onto a SiO2/Si substrate. Note that the slight in-plane 
misorientation between the transferred InAs HEMT structure and the SiO2/Si substrate obstructs 
the observation of Si lattices. (d) A magnified HRTEM image focusing on the bonding interface 
between In0.53Ga0.47As and SiO2, as indicated in Figure 2.1(c). 
33 
 
 
Figure 2.2. A SEM image of a Hall bar pattern fabricated on the transferred InAs HEMT on a Si 
substrate. 
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Figure 2.3. (a) Schematic illustration of PMMA capping during the selective wet-etching 
process. (b) Scanning electron microscope (SEM) image of the capped InAs HEMT on PDMS 
by PMMA. (c) Optical image, (d) SEM image, and (e) Three-dimensional atomic force 
microscope (AFM) image of the InAs HEMT on the PMMA/PDMS substrate after selective wet 
etching of the InP substrate and the In0.53Ga0.47As buffer layer. 
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Critical factors affecting the physical properties of the transferred InAs HEMT structure are 
the crystalline quality of the active layers and the bonding interface between the active layers 
and the SiO2/Si surface. Figure 2.1(c) shows the cross-sectional high-resolution transmission 
electron microscope (HRTEM) image of the InAs HEMT structure transferred onto the SiO2/Si 
(001) substrate. The InAs HEMT active layers are bonded to the SiO2/Si surface. Figure 2.1(c) 
evidently supports that the active layers of the InAs HEMT maintain excellent crystalline 
quality, while the InP substrate and 300 nm thick In0.52Al0.48As buffer layer are completely 
etched away during the epitaxial transfer process. This high selectivity of the etching process is 
attributed to two factors. First, the use of an etch resistive PMMA layer for embedment of the 
InAs HEMT active layers prevents etching into the side of the active layers (Figure 2.3). Second, 
the 20 nm thick In0.53Ga0.47As layer acts as an etch-stop layer, which preserves the InAs channel 
from further etching. The role of the In0.53Ga0.47As etch-stop layer is verified using a high-angle 
annular dark field scanning-TEM (HAADF-STEM) and an energy dispersive spectroscope 
(EDS) line profile across the bonding interface (Figure 2.4). The observations illustrate the 
absolute absence of the In0.52Al0.48As buffer layer at the bonding interface between the 
In0.53Ga0.47As and SiO2/Si substrates. Therefore, the In0.53Ga0.47As layer directly bonds to the 
SiO2/Si substrate via van der Waals interactions. As shown in Figure 2.1d, the interface between 
the In0.53Ga0.47As layer and the SiO2 surface exhibits an extremely flat, sharp edge with no 
visible defects. The sharp bonding interface is attributed to the high etching selectivity, resulting 
in an ultra-smooth etch stopped surface for the In0.53Ga0.47As layer (Figure 2.5b). The series of 
atomic force microscope (AFM) images shown in Figure 2.5 further support the epitaxial 
qualities of both InAs HEMT structures, as grown on InP and transferred onto SiO2/Si with a 
similar root-mean-square (RMS) roughness of ~0.35 nm. These experimental results prove that 
multilayered HEMT structures can be successfully transferred onto Si substrates with minimal 
defect formation. 
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Figure 2.4. (a) and (b) HADDF-STEM images of the transferred InAs HEMT structure. (c) 
EDS line profile of Ga and O as indicated in Figure 2.4a. 
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Figure 2.5. AFM images (5 μm × 5 μm) of the InAs HEMT surfaces. (a) Top surface of the as-
grown InAs HEMT structure on an InP (001) substrate. (b) In0.53Ga0.47As surface of the InAs 
HEMT on PDMS after wet-etching. (c) Top surface of InAs HEMT on the SiO2/Si substrate 
after transfer. 
 
 
Figure 2.6. (a) Electron mobility (μ) and (b) sheet carrier concentration (ns) of as-grown and 
transferred InAs HEMT structures with respect to temperature ranging from 1.8 to 300 K. Note 
that the μ values of both InAs HEMT structures are almost the same at room temperature, while 
the ns decrease is relatively large; this is favorable for spin-FET applications. 
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We perform Hall measurements to determine electron mobility (μ) and sheet carrier 
concentration (ns). Figure 2.6 shows μ and ns functions of temperature obtained from the InAs 
HEMT structures as grown on InP and transferred onto SiO2/Si substrates. In both cases, the 
mobility increases as the temperature decreases due to the decreased scatterings from acoustic 
phonon and interface trap states. The highest μ value of 86200 cm2/(V s) is obtained from the 
as-grown InAs HEMT structure with an ns of 3.56 × 1012 cm–2 at 1.8 K. For the transferred InAs 
HEMT structure, both μ and ns values are reduced to 54200 cm2/(V s) with an ns of 2.39 × 1012 
cm–2 at 1.8 K. The room-temperature electron mobility of 12100 cm2/(V s) for the transferred 
InAs HEMT structure is higher than for In0.53Ga0.47As (6700 cm2/(V s))64 and In0.7Ga0.3As 
(~10000 cm2/ (V s))47, 65 HEMTs grown epitaxially on Si substrates. For all temperature ranges, 
the transferred InAs HEMT structures display lower μ and ns values compared to those of as-
grown structures, which is attributed to the loss of a 300 nm thick In0.52Al0.48As buffer layer 
substituted by a 50 nm thick SiO2 layer with a much larger energy band gap of ~9 eV. A self-
consistent Poisson simulation indicates a clear contrast in the energy band diagram between as-
grown and transferred structures. The difference between the conduction band minimum and the 
Fermi level decreases in the transferred structures compared to the as-grown structures. This is 
attributed to the lower ns values in the transferred structures compared to those in the as-grown 
structures. A significant decrease in electron density, from 5.5 × 1018 to 4.8 × 1018 cm–3 after the 
epitaxial transfer, is verified by a band calculation, as discussed later. In fact, the lower ns value 
is preferable for spin-FET applications because the probability of spin scattering can be 
minimized. 
The Rashba SOI caused by structural inversion asymmetry (SIA) in the HEMT structures 
leads to a momentum-dependent effective magnetic field, which facilitates the precession of 
spin-polarized electrons through a channel.31 Furthermore, the control of the spin precession by 
means of an external Vg is an extremely important in spin-FET operation.32, 66 Therefore, the 
Rashba SOI parameter (α) of the InAs HEMT structures is examined by analyzing the beating 
patterns observed in the signals of Shubnikov-de Haas (SdH) oscillations. Figure 2.7a shows the 
SdH oscillations of the InAs HEMT structure for both cases at 1.8 K without an electric field 
(Vg = 0 V), where the normalized magnetoresistance (dRxx/dB) for the first derivative of Rxx is 
plotted as a function of the inverse magnetic field (1/B) measured in the presence of 
perpendicular B. Beating patterns are unambiguously observed from both InAs HEMT 
structures as-grown on InP and transferred onto SiO2/Si substrates. The node positions of the 
beating patterns appear to be due to the existence of two closely spaced frequency components 
which is attributed to zero-field spin splitting of up and down electron spins. The distance 
between node positions becomes shorter in the transferred InAs HEMT structure, indicating a 
stronger Rashba SOI, that is, a larger α. On the other hand, fast Fourier transform (FFT) analysis 
indicates only two distinct peaks, as shown in Figure 2.7b, providing further evidence that the 
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beating patterns originate from the spin splitting of electrons. From the node positions of the 
SdH oscillations in Figure 2.7a, we calculate the α values to quantitatively compare the Rashba 
SOI of the two InAs HEMT structures. Using an equation described elsewhere,66 the α values 
are estimated to be 8.3 (±0.5) × 10–12 and 10.9 (±0.4) × 10–12 eV·m for the as-grown and 
transferred InAs HEMT structures, respectively. It is surprising that α increases by about 30% in 
the InAs HEMT transferred onto a SiO2/Si substrate, despite the loss of the In0.52Al0.48As buffer 
layer and InP substrate. It is generally known that the α value itself, as well as the Vg dependent 
α variation, is strongly influenced by the conduction band potential gradient of the channel.66, 67 
Therefore, careful study of the band diagrams is important to thoroughly compare the potential 
gradient change in the InAs channel for asgrown compared to transferred structures. Figure 2.8 
illustrates the energy band diagrams and electron distribution of the as-grown and transferred 
InAs HEMT structures. The InAs HEMT active layers bond to SiO2 and possess a larger band 
gap of ~9 eV in the transferred structure, in clear contrast to the 1.45 eV band gap for 
In0.52Al0.48As in the as-grown structure, leading to a potential height increase from 0.16 to 0.23 
eV, as shown in the inset of Figure 2.8. The potential height increment improves the internal 
electric field in the InAs HEMT active layers, resulting in an increase in α. This result is very 
attractive for device applications because a stronger SOI is obtained without an additional 
doping concentration which usually decreases the spin relaxation length.  
The strain relaxation of the InAs channel layer during the epitaxial transfer may be another 
reason for the improvement in α. The α value is dependent on the band gap of a given channel 
and the effective mass of the electrons, which can be expressed by the equation below67 
 
α ൌ ܾ ൏ ܧ ൐           (1) 
 
where <E> is the internal electric field applied to a channel of an HEMT structure and the 
coefficient b is inversely proportional to the energy gap and the effective mass.67, 68 This 
equation directly explains the α increase in the InAs HEMT structure transferred onto the 
SiO2/Si, as mentioned above. Thus, the band gap and effective mass of the InAs channel should 
be systematically analyzed to understand the change in α after the epitaxial transfer. Moreover, 
the strain relaxation of the InAs channel after the epitaxial transfer should be considered in the 
analysis. It is generally accepted that the InAs channel layer in the as-grown structure is under 
compressive strain (InAs ao = 6.058 Å, In0.53Ga0.47As/In0.52Al0.48As/InP ao = 5.868 Å), while the 
compressive strain is partially or completely relaxed during the epitaxial transfer process by 
separation from the extremely thick InP substrate. The band gap and the electron effective mass 
of the lowest conduction band of InAs with and without strain are obtained from first-principles 
calculations (see Experimental Section) and compared with experimental results.69 It can be 
seen clearly in Table 2.1 that the band gap and effective mass increase with respect to the 
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compressive strain. The elevated band gap and effective mass under compression lead to a 
reduction in α according to the equation above. After the epitaxial transfer, the compressive 
strain is reduced compared with before the transfer, resulting in a reduced of the band gap and 
effective mass as the lattice constant of the InAs channel recovers toward the original cell. 
Consequently, the increase in α after the transfer can be partly attributed to the relaxation of 
strain. The decreased effective mass after the transfer can be also attributed to lower ns in the 
transferred structure.  
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Figure 2.7. (a) Signals of the SdH oscillation plotted against the inverse magnetic field without 
a gate electric field (Vg = 0 V) for the as-grown and transferred InAs HEMT structures. Arrows 
mark the nodes of each beating pattern. (b) Fast Fourier transform of the SdH oscillations in (a). 
Two frequency peaks indicate that the beating patterns result exclusively from spin splitting. 
 
 
 
 
 
Figure 2.8. Calculated energy band diagrams (solid lines) and electron distribution (dotted 
lines) of the as-grown (blue line) and transferred (red line) InAs HEMT structures. The inset is a 
magnified view of the InAs channel layer to highlight changes in potential height and electron 
distribution between the two structures. 
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Table 2.1. Estimated energy band gap and effective mass of the InAs channel with and without 
the compressive straina 
Lattice parameter (Å) Band gap (eV) Electron effective mass (m0)
Original cell 6.0588b 0.53 0.029 
-0.5% 6.0285 0.62 0.034 
-1% 5.9982 0.71 0.038 
-2% 5.9376 0.89 0.046 
-3% 5.8770 1.07 0.055 
experimental  0.42c 0.023d 
aThe first column represents the strain in a percentage with respect to the original cell of a bulk 
InAs. The experimental values of the band gap and the effective mass for the bulk InAs are 
shown in the last row. bRef 70. cRef 69. dRef 71. 
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Figure 2.9. (a) Fast Fourier transform of the InAs HEMT structure transferred onto a SiO2/Si 
substrate with respect to the gate electric field (Vg) (b) The Rashba SOI parameter (α) changes 
as a function of Vg in the InAs HEMT structure transferred onto a SiO2/Si substrate. 
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To date, the α value at Vg = 0 V and the possible reasons for the improvement in α after the 
epitaxial transfer have been carefully investigated. The most substantial factor for 
implementation of the spin-FET is gate control of α. In particular, a large variation of α with 
respect to Vg is important for readier gate modulation across a shorter channel length. Figure 2.9 
exhibits the variation of α manipulated by Vg in the transferred InAs HEMT structure. As 
mentioned above, two distinct peaks in the FFT are observed exclusively at each Vg, as shown in 
Figure 2.9a, indicating that there is no magneto-intersubband scattering over the whole range of 
the applied gate voltage. Moreover, α monotonically increases with increasing Vg from –3 to +3 
V and reaches the highest value of ~13.8 × 10–12 eV·m at +3 V, which is one of the highest 
values ever reported.72, 73 The InAs HEMT structure used in this study is a normal type, in which 
a carrier supply layer is located above the InAs channel, as opposed to an inverted-type HEMT 
structure. The normal-type structure with a top gate possesses a positive potential gradient in the 
InAs channel, as shown in Figure 2.8, resulting in the increase in α with respect to Vg, as 
illustrated in Figure 2.9b. Compared with the inverted type as-grown InAs HEMT structure,32 it 
is obvious that the α values observed in the transferred structure are improved with a similar 
amount of α variation. The important point is that the normal-type InAs HEMT structure is more 
favorable for epitaxial transfer because the separation of the InAs HEMT active layers from the 
original substrate is much easier without loss of the Si-doped In0.52Al0.48As carrier supply layer 
during the selective wet-etching process. In addition to the significance of gate-controlled α, it is 
also important for the channel to have a high electron mobility and sufficiently long mean free 
path for high speed and room-temperature operation because the Datta-Das modulation results 
from a ballistic transport effect.31, 32 
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2.4. Conclusions 
In conclusion, we have demonstrated gate-controlled Rashba SOI in the InAs HEMT 
structures epitaxially transferred onto Si substrates for the first time. Using an epitaxial transfer 
technique, an InAs HEMT structure of high epitaxial quality is exfoliated from a host InP 
substrate and transferred onto a Si substrate via selective wet-etching and contact printing. After 
the epitaxial transfer, the InAs HEMT maintains excellent interface and crystalline quality with 
high electron mobility (μ) of 54200 and 12100 cm2/(V s) at 1.8 and 300 K, respectively, which 
are higher than those of the III–V CS HEMTs epitaxially grown on Si substrates. Furthermore, 
the SdH oscillation analysis evidently reveals that a Rashba SOI parameter (α) can be 
manipulated by the gate electric field (Vg). The α in the InAs HEMT transferred onto the Si 
substrate increased with Vg, reaching ~13.8 × 10–12 eV·m at Vg = +3 V. The experimental results 
presented here clearly demonstrate a potential application of spin-FETs that are compatible with 
Si substrates. Moreover, this work offers a technological platform for the integration of III–V 
CS heterostructures onto Si substrates by employing an artificial bonding interface, enabling 
III–V CS heterostructure devices on Si substrates with applications in spintronics, electronics, 
photovoltaics, and other semiconductor devices. 
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Chapter 3. Heterojunction Photodiode Fabricated by Dry Transfer printing 
for Broadband Photodetection  
 
3.1. Introduction 
 
Broadband photodetectors with spectral responsivity in the ultraviolet (UV) to infrared (IR) 
range have received considerable interest for applications such as optical communications, 
imaging, sensing, and spectroscopy.74-76 For example, visible to near-infrared (vis-NIR) 
photodetectors have been largely employed in optical communication systems, in which the 
wide spectral bandwidth is used to increase optical data transmission capacity.77 Light detection 
capabilities in the infrared range enables image sensors fused with night vision systems.78, 79 
Moreover, UV−vis photodetectors have been used in biomedical imaging systems and 
ultraviolet astronomy.80-82 To develop broadband photodetectors, several approaches have been 
suggested based on different designs of nanomaterials and device structures.74-77, 83-85 For 
example, graphene and black phosphorus exhibit great promise as potential active materials for 
broadband photodetectors.74, 86 However, low optical absorbance of graphene results in poor 
photoresponsivity (6.1 mA W−1), and the gapless nature of graphene leads to the problem of 
high dark current.74, 87, 88 Two-dimensional (2D) crystals such as transition metal 
dichalcogenides have a drawback of environmental instability and a challenging issue of large-
area, high-yield fabrication of devices.89, 90  
For several decades, silicon has been an excellent material of choice for commercial 
photodetectors because of low cost and the large-area Si fabrication process.91 However, the 
spectral range of Si photodetectors is limited to the range of 400−1100 nm because of the 
inherent band gap-related characteristics of the material.92, 93 To develop broadband silicon-
based photodetectors, various heterostructure designs have been suggested. For example, to 
extend photodetection to the UV region, a heterojunction between Si and the organic 
semiconductor is effective, because the spectral responsivity of the organic semiconductor 
extends to deep-UV range.94, 95 However, to extend photodetection to the IR region, 
heterogeneous integration of silicon with narrow band gap semiconductors such as Ge or III−V 
compound semiconductors is essential. While heterointegration of Si with narrow band gap 
semiconductors has been conventionally performed via direct growth and wafer bonding 
methods, those methods have certain critical limitations. The direct growth method suffers from 
poor crystal quality and necessity for a thick buffer layer caused by lattice constant mismatch 
between Si and Ge or III–V semiconductors.96-98 The wafer bonding technique, which requires 
high pressure and temperature conditions, often results in generation of defects, such as voids 
and cracks, at heterostructure interfaces.97, 99 Interface defects result in poor electrical or optical 
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performances of final devices because they act as charge trap sites.98, 100, 101  
Recently, the epitaxial layer transfer technique has been suggested as an alternative strategy 
for heterogeneous integration.2 One of the important advantages of this technique is the absence 
of interfacial defects in heterostructures caused by lattice mismatch or high temperature 
processes. In addition, source substrates for growing III–V semiconductors can be reused and 
the wafer scale process can lower the fabrication and device cost, which is another advantage 
compared to 2D materials.57, 102 Furthermore, this technique is generic and suited for many 
substrates such as silicon, glass, and PET, thus extending the usability of this technique for 
enhancement of performances and functionalities in final devices. The immense potential of the 
epitaxial layer transfer technique has been demonstrated in several applications including high-
performance transistors, complementary metal-oxide-semiconductor field-effect transistors 
(CMOSFETs), flexible MOSFETs, and high-electron-mobility transistors (HEMTs).2, 21, 51, 52  
Here we demonstrate broadband photodetectors based on n+-InGaAs nanomembrane/p-Si 
van der Waals heterojunction photodiodes that are fabricated via the epitaxial layer transfer 
printing of InGaAs nanomembranes. While Ge and InGaAs have been generally used as active 
layers for devices working in the NIR region, in this study, InGaAs is selected for detection in 
the NIR range because of its high responsivity and low dark current.103, 104 In the transfer 
printing process, a soft polymeric stamp is used to induce a conformal contact and thus strong 
van der Waals bonding between InGaAs nanomembranes and Si substrates, resulting in high-
quality heterostructure interfaces and surface properties.21 The InGaAs/Si heterojunction 
photodiodes exhibit high photoresponsivities (7.52 A W−1 and 2.2 A W−1 at a reverse bias of −3 
V and zero bias, respectively) in the broadband spectral range (400−1250 nm) and fast rise−fall 
response times (13−16 ms) that cannot be achieved by conventional Si photodetectors.  
 
3.2. Experimental Details  
Growth of III−V Semiconductor Films. The InAs/n+-InGaAs/InAlAs stack layers were 
grown on an InP (001) substrate in a molecular beam epitaxy system (MBE, Riber Compact 
21T). The 200 nm-thick In0.52Al0.48As layer was grown using sacrificial and buffer layers for 
lattice match with InGaAs layer. The n+-In0.53Ga0.47As layer was doped by 3.05 × 1018 cm3 (at 
440 °C) with Si dopants. An n-type InGaAs layer was used as an etch-stop layer at the selective 
etching process and the n-type layer for the p-n heterojunction. The 2-nm thick InAs layer was 
grown to prevent surface oxidation of the InGaAs layer at atmospheric pressure. 
Fabrication of the Heterojunction Photodiodes. The elastomeric PDMS (10:1) stamp was 
used as a handling substrate of the InGaAs nanomembrane in the transfer printing process. The 
sizes of PDMS stamp and InGaAs sample were 1 cm × 1 cm and 1 mm × 1 mm, respectively. 
The InAs/n+-InGaAs side of the III−V multistack was attached to the PDMS stamp smoothly. 
The InAlAs buffer layer and InP substrate were selectively etched using a dilute HCl solution 
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(37% HCl diluted in H2O to a volume ratio of 2.3:1) with the addition of small amounts of a 
surfactant (sodium dodecyl sulfate, SDS). The surfactant was used to mitigate the violent 
reaction of wet-etching process which results in the bubble formation. As a result, the InAs/n+-
InGaAs nanomembrane remained on the PDMS stamp. The p-Si wafer was treated with a 4% 
HF solution for 30 min to remove the oxide layer. The InGaAs nanomembrane with the PDMS 
stamp and Si wafer was rinsed and dried by deionized water and N2 blowing. Then the InAs/n+-
InGaAs nanomembrane was transferred onto the p-Si substrate at room temperature. The InAs 
capping layer of the transferred sample was removed using the dilute HCl solution. Before the 
deposition of electrodes, the surface of the transferred sample was treated with the dilute HF 
solution to remove the oxide layers on the Si and InGaAs layers. The electrodes (70-nm-thick 
Au, anode and cathode) were deposited using a thermal evaporator with 5 nm-thick Cr as an 
adhesive layer. 
Characterization of Surface and Interface. An AFM (Dimension, Veeco) was used to 
characterize the surface roughness of the transferred InGaAs nanomembranes on the Si wafer. 
The bonding interface between InGaAs and Si wafer was investigated using a high-resolution 
TEM (HRTEM, JEM-3000F). Auger electron spectroscopy (AES, Ulvac-PHI, PHI-700) was 
used to characterize the composition depth profile analysis of the heterojunction diode. The 
strain change in the InGaAs nanomembrane was analyzed using a Raman microscope (WiTec 
alpha 300R).  
Electrical and Optical Measurements. The dark current and photocurrent of the device 
were investigated using a semiconductor characterization system (Keithley SCS 4200) at room 
temperature. For measuring the optical characteristics, the illuminating system was composed of 
a monochromator (Cornerstone 1/8m) with a variable slit and Xe arc lamp (300 W). The power 
intensities were measured by a calibrated optical power meter (Newport 1916-R) incorporating 
a Si photodetector (Newport 818-UV) and a Ge photodetector (Newport 818-IR). The optical 
response speed was recorded with a source meter (Keithley 2450). 
 
3.3. Results and Discussion  
First, for the fabrication of InGaAs/Si heterojunction photodiodes, single-crystalline n+-
InGaAs thin films were epitaxially grown on InAlAs buffer layers on InP (001) growth 
substrates. Figure 3.1a shows a cross-sectional transmission electron microscope (TEM) image 
at the interface between n+-In0.53Ga0.47As and In0.52Al0.48As layers on an InP (001) substrate, 
which shows a lattice-matched InGaAs crystalline structure and an abrupt InGaAs/InAlAs 
interface. Then the epitaxial transfer printing technique was used to transfer the InGaAs 
nanomembranes on the p-type Si substrates for the fabrication of InGaAs/Si p-n heterojunction 
arrays. Figure 3.2a shows a schematic representation of the epitaxial transfer printing process, 
which includes selective wet etching of sacrificial InAlAs layers and transfer printing of InGaAs 
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nanomembranes from the growth substrates (InP) onto target substrates (Si). For the fabrication 
of photodetector arrays, the InGaAs nanomembrane on a growth substrate was etched into a 
square patterned array with area of 50 × 50 μm2. Then an elastomeric polydimethylsiloxane 
(PDMS) stamp was used to transfer the InGaAs nanomembrane and provide a conformal 
contact between the InGaAs nanomembrane and Si substrate during the printing process. During 
the selective wet etching process, while the InGaAs side of growth substrates were attached on a 
PDMS stamp, the InAlAs buffer layer and InP growth substrate were selectively etched in a 
dilute HCl solution, resulting in InGaAs nanomembrane arrays attached on a PDMS stamp.105, 
106 After rinsing and drying the samples, the InGaAs nanomembrane on a PDMS stamp was 
printed on the Si substrate by applying a pressure of ∼100 kPa at room temperature for 1 min. 
Finally, the PDMS stamp was detached from the Si substrate, resulting in the formation of the 
n+-InGaAs/p-Si heterojunction arrays. Here the transfer printing of InGaAs nanomembranes 
primarily relies on the differential work of adhesion between the PDMS stamp/InGaAs 
nanomembrane and the InGaAs nanomembrane/Si substrate.23, 107 Figure 3.2b shows the 
transfer-printed, square-patterned InGaAs nanomembrane on the Si substrate, indicating 
uniform transfer printing of the InGaAs nanomembrane without any noticeable defects. An 
atomic force microscopy (AFM) analysis indicated that the smooth surface morphology of the 
as-grown InAs/InGaAs layer (root-mean-square (RMS) roughness of 0.55 nm, see Figure 3.1b) 
was maintained on the transferred InGaAs nanomembrane (RMS roughness of 0.63 nm, see 
Figure 3.2c) even after the selective wet etching and transfer printing processes. The flatness of 
the surface indicated that high-quality interfaces were formed between InGaAs layers and Si 
substrates without any voids and impurities. This is an important factor to achieve high-
performance devices, because defects such as voids and impurities at the interfaces lead to a 
decrease in device performance caused by charge trap states. Figure 3.2d shows a cross-
sectional TEM image of the InGaAs/Si heterojunction interface after the transfer printing of 
InGaAs nanomembranes. The abrupt interface and high crystalline quality indicate the efficient 
transfer and strong van der Waals bonding of the InGaAs nanomembranes onto the Si substrates 
without any noticeable air gaps and cracks. In Figure 3.2d, we also observed an amorphous 
layer (thickness of 2.8 nm) between the InGaAs layer and Si substrate. The amorphous layer 
was formed during the rinsing and drying processes of the InGaAs nanomembrane on the 
PDMS stamp and Si substrate because the InGaAs nanomembrane and Si substrate were 
exposed to air before the two materials were brought in contact each other. 
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Figure 3.1. (a) Cross-sectional HRTEM image of the interface region between the InGaAs and 
InAlAs layers in the as-grown sample. (b) AFM image for a surface roughness analysis of the 
as-grown InGaAs sample. 
 
 
 
Figure 3.2. (a) Schematic illustration of the epitaxial layer transfer process for the InGaAs/Si 
heterojunction photodiode. (b, c) AFM images of the InGaAs/Si heterojunction device after the 
transfer printing process. Scan range of the InGaAs/Si heterojunction device was b) 60 × 60 
µm2 and c) 5 × 5 µm2. (d) Cross-sectional HRTEM image of the interface region between 
InGaAs and Si in transferred sample. 
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Figure 3.3a shows the nano-Auger depth profile of the transferred InGaAs nanomembrane 
on the Si substrate. In the yellow region (0.5–6 min etching time), atomic signals of In, Ga, and 
As were mainly observed because of the existence of InGaAs nanomembranes. The low 
intensity of Si signal was likely to be originated from Si dopants in the n+-InGaAs layer. As the 
etching time increased over ~5.7 min (blue region), while the Si and O signals sharply increased, 
In, Ga, and As signals sharply decreased, indicating the bonding interface between the InGaAs 
layer and Si substrate. Here, the absence of Al signal indicated that the InAlAs layer was clearly 
removed from the bottom of the InGaAs layer during selective etching. Figure 3.3b shows the 
Raman spectra of the as-grown InGaAs/InAlAs/InP substrate and transfer-printed InGaAs/Si 
structure. While the AlAs peak was observed at 368 cm–1 for the as-grown InGaAs/InAlAs/InP 
substrate, this peak disappeared for the transfer-printed InGaAs/Si structure, which confirms the 
absence of the InAlAs buffer layer in the transferred InGaAs/Si structure. The InAs (236.5 cm–1) 
and GaAs (265 cm–1) peaks were observed in both samples and show no peak shift before and 
after the transfer printing process. This result supports that the InGaAs layers can be efficiently 
transferred onto the Si substrates with a negligible strain formation in the nanomembranes. 
During the epitaxial layer transfer printing processes, removal of the oxide layers and the 
rinsing and drying processes are the critical factors affecting the quality of the InGaAs/Si 
heterojunctions. The oxide layers and voids at the heterojunction interface affect discontinuous 
energy-band structures and the charge trap states in heterojunction devices.108 Here, the electron 
affinity and band gap values of Si are ~4.05 eV and ~1.12 eV, respectively. In case of InGaAs, 
these values are ~4.5 eV and ~0.75 eV, respectively.109 Moreover, the doping concentration of 
n+-InGaAs (~3.05 × 1018 cm–3) is much higher than that of p-Si (~1.34 × 1015 cm–3), which 
implies that the Fermi level of InGaAs is closely located near the conduction band and that of Si 
is located relatively far from the valance band. Based on these parameters, the band diagrams of 
the heterojunction at an equilibrium state with the oxide layer are shown in Fig. 3.4a and 3.3b. 
In the case of the InGaAs/Si heterojunction after removing the native oxide layer, the band 
structure is shown in Fig. 3.4a, where the thin barrier is caused by the formation of a very thin 
oxide layer during the transfer process. On the other hand, the thick barrier in the band structure 
in Fig. 3.4b is attributed to native oxide layers on the Si substrates. Charge carriers can flow 
through a very thin barrier, but not flow through a thick barrier. Therefore, an InAs capping 
layer was used to suppress the formation of native oxides such as InGaAsOx on the InGaAs 
surfaces. The native oxide layers on the Si substrates were removed in a dilute HF solution. 
Poor rinsing and drying processes also affect the void formation because of the moisture uptake 
on the surface of the InGaAs layer and/or Si substrate (Figure 3.5). A critical factor that affects 
device performances is the native oxide layers at the interface of InGaAs/Si, Au/Si, and 
Au/InGaAs junctions.110 Therefore, the transferred sample was treated in dilute HCl and HF 
solutions to remove the InAs capping layers and native oxides on the Si wafer. To fabricate 
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heterojunction photodiode arrays, a SiO2 insulating layer and Au (70 nm)/Cr (5 nm) electrodes 
were deposited on the InGaAs nanomembranes on the Si substrates using a thermal evaporator 
and an RF sputter machine (Figures 3.6a and 3.6b). Figure 3.6c shows a typical current density–
voltage (J–V) characteristic of the n+-InGaAs/p-Si heterojunction device in a dark state at room 
temperature. The heterojunction device exhibited a rectifying behavior with a high rectification 
ratio (forward current/reverse current) of 7.73 × 104 at ±3 V and a low leakage current density 
of 7.44 × 10–5 A/cm2 at –3 V. The excellent rectifying behavior indicated a high-quality interface 
in the n+-InGaAs/p-Si heterojunction.111 A figure of merit of heterojunction diodes is the ideality 
factor, which quantifies the deviation of the fabricated diodes from an ideal diode.110, 112 The 
ideality factor is commonly used to investigate the carrier recombination mechanism and quality 
of junction interfaces.112, 113 The ideality factor n is defined by eq 1114, 115 
 
 ݊ ൌ ௤௞் ሺ
ப௏
ப ୪୬ ௃ሻ      (1) 
 
where k is the Boltzmann constant, T is the temperature in Kelvin, and q is the electron charge. 
From the slope of semi-log J–V curve in the low forward bias condition shown in Fig. 3.6d, the 
ideality factor of the n+-InGaAs/p-Si heterojunction device was determined to be 1.54, which is 
higher than that of an ideal diode (n = 1). The deviation from an ideal diode can be attributed to 
different band gap materials and interface oxide layers, e.g., SiOx and InGaAsOx, formed during 
the transfer printing process.106 In general, a heterojunction between different band gap 
materials has a potential well near the junction; therefore, carriers can be trapped in the potential 
well, resulting in charge trap states.116 As mentioned above, interface oxide layers can also 
increase the series resistance in the junction region.113 As a result, the high ideality factor (n = 
1.54 > 1) was caused by a combination of the potential well in the heterojunction and series 
resistance in the interfacial oxide layer.110  
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Figure 3.3. (a) Nano-Auger depth profile of the InGaAs/Si heterojunction. (b) Raman shift of 
the InGaAs/Si heterojunction before (red line) and after (black line) transfer printing. 
 
 
 
Figure 3.4. Band diagrams of the n+-InGaAs/p-Si heterojunction device (a) after and (b) before 
the native oxide layer was removed. The native SiO2 layer was removed by HF treatment. 
 
0 1 2 3 4 5 6 7 8
0.0
20.0k
40.0k
60.0k
80.0k
 
 
Co
un
ts 
(a.
u.)
Etching time (min)
 In
 As
 Ga
 Si
 O
100 200 300 400 500 600200
250
300
350
 
 
Int
en
sit
y (
a.u
.)
Raman shift (cm-1)
InAs
GaAs
Si
AlAs InGaAs/Si
InGaAs/InAlAs/InP
a) b)
a) b)
p-Si
n+-InGaAs
χSi
χInGaAs
Ec
Ev
Ef
Evac
SiO2
ΔEc
ΔEv
Ec
Ev
Ef
Evac
SiO2
~1.12 eV
~0.75 eV
~4.05 eV
~4.5 eV
~0.45 eV
~0.08 eV
54 
Figure 3.5. (a, b) Bright and dark field images after heterointegration with imperfectly cleaned 
InGaAs layer and Si substrate. (c, d) Bright and dark field images after heterointegration with 
impeccably cleaned InGaAs layer and Si substrate. 
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Figure 3.6. (a) Device structure of the III–V/Si heterojunction diode. (b) Optical image of the 
device. (c) Linear plot of the J–V curve in the voltage range from –5 to 5 V in a dark state. (d) 
Room temperature semi-logarithmic J–V curve of the n+-InGaAs/p-Si heterojunction in the dark 
state. 
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To further elucidate optical performances of the n+-InGaAs/p-Si heterojunction devices, the 
photoresponse properties were investigated at different light wavelengths. Figures 3.7a and 3.7b 
show the J–V curves in the reverse bias and near zero bias regions in the dark, and under 
illumination at an incident power of 48 µW and three different light wavelengths (600, 750, and 
900 nm), respectively. The photocurrent (IPho = IT – ID) is defined as the difference between the 
total current (IT) under illuminated light and dark current (ID). The photocurrents increased 
rapidly in the low reverse bias region (0 ~ –1 V) and stabilized in the high reverse bias region (< 
–1 V) under illumination. An analogous relation between the photocurrent density and voltage 
was obtained under illumination at the three different light wavelengths in the reverse bias 
region. 
As mentioned earlier, the oxide layers in the junction region critically affect the 
photodetector performance. Heterojunction devices with a native oxide layer require a high 
reverse bias for a saturation current in dark states and generation of a photocurrent compared 
with devices without native oxide layers, as shown in Fig. 3.8. In particular, the device without a 
native oxide layer (HF-treated device) exhibited a photovoltaic effect with a zero-bias 
photocurrent density of 89 µA/cm2 under 750 nm and 48 µW of light illumination (Figure 3.7b). 
The maximum open-circuit voltage and fill factor of device were 0.282 V and 40.3%, 
respectively. These values can be favorably compared with a recently reported photovoltaic 
detector (open-circuit voltage of 0.15 V and fill factor of 0.19).115 Our photovoltaic 
photodetector can be used as a self-powered photodetector.115, 117 A self-powered detection 
ability is advantageous in portable device applications.118 
A high on/off photocurrent ratio is required for clear signal transduction in applications such 
as optical circuit or communication systems.119 Figure 3.7c shows the on/off photocurrent ratio 
of the heterojunction device with and without the reverse bias voltage. For a light power of 48 
µW and at a wavelength of 750 nm, the on/off ratio (IT/ID) was ~4.8 at a reverse bias of –3 V 
and 65 at near zero bias (–50 mV). Basically, the photovoltaic device on/off ratio at near zero 
bias is higher than that at a reverse bias voltage because of extremely small dark current. (In 
substance, the photocurrent on/off ratio at zero bias (0 V) is infinite because there is no current 
in a dark (off) state.) Photoresponsivity indicates the efficiency of light conversion into 
photocurrent and can be expressed as Rλ = Ipho/(Popt A), where Popt is the optical power of the 
illuminated light, and A is the area of the heterojunction. The photoresponsivities at –3V and 
zero bias at 750 nm were 7.5 A W-1 and 2.2 A W-1, respectively. The external quantum efficiency 
(EQE) is the ratio of the numbers of collected carriers and incident photons, and can be 
expressed as EQE = Rλ(hc/λq), where h is the Planck’s constant, c is the speed of light, and λ is 
the wavelength.92 The EQEs at –3 V and zero bias at 750 nm were 1243.5% and 363.7%, 
respectively. Here, the EQE over 100% even at zero bias can be attributed to the combined 
effects of large built-in potential and charge-trap assisted photoconductive gain. The large built-
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in potential at the heterostructure enables an efficient separation of photogenerated electron-hole 
pairs and increases the carrier transit time and lowers the carrier recombination near the 
heterojunction.104 In addition, when the recombination life-time is much longer than the carrier 
transit time, the carriers can be replenished multiple times to enhance the photocurrents.120-123 In 
our system, the carriers excited from defects and trap states at the InGaAs/oxide/Si interfaces 
are likely to have long recombination life-times and thus enhance the photoconductive gain.123 
Although the photoresponsivity and EQE at the zero bias were smaller than those at the reverse 
bias, photodetection at zero bias has various advantages such as a very high on/off ratio and 
power efficiency at low dark current.  
Switching speed of photodetectors is another important factor for various applications such 
as optical communication and image sensing, because the speed of optical circuit and 
communication systems depends on switching speed of photonic devices.115, 117 The switching 
speed of the heterojunction photodiodes were measured by turning on and off the laser (750 nm, 
48 µW) in reverse (–3 V) and zero bias conditions, as shown in Fig. 3.7d and 3.9, respectively. 
The switching speed of the photodetector was estimated by the rising and falling time changes 
from 10% to 90% and from 90% to 10% of the voltage peaks, respectively.124 The rising and 
falling time at –3 V reverse bias (zero bias) were confirmed to be 13.52 ms (~13.79 ms) and 
14.91 ms (~18.38 ms), respectively. 
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Figure 3.7. (a) Photoresponse characteristics of the n+-InGaAs/p-Si heterojunction photodiode 
at three different light wavelengths. (b) Photovoltaic characteristics under 750 nm light 
illumination (48 µW). (c) Photoresponse characteristic under 750 nm light illumination with 
and without bias voltage. (d) The enlarged current response time at a reverse bias of –3 V and 
under the 750 nm (48 µW) light illumination. 
 
 
 
Figure 3.8. (a) Dark currents and (b) photocurrents under white light illumination for the 
InGaAs/Si heterojunction photodetector. The red line is the dark current and photocurrent of the 
heterojunction device integrated with InGaAs and a native Si substrate without HF treatment. 
The blue line is the dark current and photocurrent of the heterojunction device integrated with 
InGaAs and a HF-treated Si substrate to remove the native SiO2 layer. 
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Figure 3.9. Enlarged current response time at zero bias (0 V) and under 750 nm (48 µW) light 
illumination. 
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To understand the generation and recombination of charge carriers under light illumination, 
the relation between the photocurrent and power intensity of the incident light was investigated 
under 750 nm wavelength light illumination. Figure 3.10a shows that the measured photocurrent 
(Ipho) increases with increasing incident light power (Popt). The power-law relationship (Ipho ∝ 
Poptθ) fitting to the result indicates the condition of the carrier trap states. In the case of the 
existing carrier trap states, the exponent (θ) is reduced to below unity.125, 126 The exponent value 
θ = 0.7 for our device was lower than unity. Such a value suggests that there are few trap states 
in this device caused by the thin oxide layer and/or abrupt heterojunction.113, 127 Figures 3.10b 
and 3.11 show the spectral responsivity and EQE at a reverse bias of –3 V as a function of 
wavelength. The spectral responsivity of our device was greater than ~2.6 A W-1 in a broad 
wavelength range (400–1250 nm), which is advantageous compared with Si homojunction 
photodetectors with a photoresponsivity of ~0.8 A W-1 between 400 nm and 1100 nm.92  
The broad spectral response of our device was attributed to the heterojunction of the two 
different band gap materials with the ability of sensing NIR (InGaAs, band gap = 0.75 eV) and 
visible light (Si, band gap = 1.12 eV). The wide spectral responsivity is advantageous in optical 
communication applications because of the increased optical data transmission in the near IR 
region.75, 76 However, the spectral responsivity of this device did not cover the whole detection 
range of InGaAs (700–1700 nm).92 This is because the spectral sensitivity is associated with the 
depletion layer at the interface region and penetration depth of the InGaAs layer. In our device, 
the heavily doped n+-InGaAs layer was an n-type material, while the p-type substrate was a 
commercial p-Si wafer with a resistivity of 10 Ωcm. Because the depletion layer in the n+-
InGaAs/p-Si heterojunction was built in the p-Si side, spectral responsivity of this device is 
mostly influenced by photonic characteristics of Si.116 In addition, NIR light passes the InGaAs 
thin layer with just a very small energy transfer because the thickness of the transferred InGaAs 
thin layer is approximately 40 nm.128 Therefore, the spectral responsivity of our device was 
mainly affected by the large depletion region in the Si substrate caused by small light absorption 
in the thin InGaAs layer. As a result, the spectral response range can be selectively tuned for 
particular uses by varying the thickness or doping density of the III–V layer. The maximum 
photoresponsivity and EQE were 9.25 A W–1 and 1433.6%, respectively, at a reverse bias of –
3V and a wavelength of 800 nm; these values are very high compared with other Si-based 
heterojunction photodetectors such as Ge/Si photodetectors (0.55 A W-1) by the direct growth 
method and InGaAs/Si photodetectors (0.64 A W-1) by the wafer bonding method (Table 3.1).129, 
130 The high photoresponsivity of van der Waals InGaAs/Si photodetector compared to the 
InGaAs/Si (or Ge/Si photodetector) by wafer bonding or direct growth methods was mainly 
attributed to the low dark current caused by the sharp bonding interface, and to the high 
photocurrent caused by high carrier mobility in the n-InGaAs layer. 
 
61 
 
Figure 3.10. (a) Experimental data and fitting curve for the relationship between photocurrent 
and light intensity under 750 nm light illumination. (b) Spectral response of the InGaAs/Si 
heterojunction photodiode. 
 
 
 
Figure 3.11. External quantum efficiency of the InGaAs/Si heterojunction photodiode.  
 
 
400 600 800 1000 1200
200
400
600
800
1000
1200
1400
1600
1800
 
 
EQ
E (
%)
Wavelength (nm)
62 
Table 3.1. Electrical and optical performances of Si-based heterojunction photodetectors for 
broadband photodetection. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Type Process method 
Ideality 
factor 
Rectification 
Ratio 
Dark 
Current
Photoresponsivit
y 
Spectral 
response Ref. 
InGaAs/Si 
(PN) 
epitaxial 
transfer 1.54 77300 @ ±3V
0.0744 
mA/cm2 @ 
-3V 
9.25 A/W @ 800 
nm 
400 nm~1250 
nm 
This 
work 
InGaAs/Si 
(APD) 
wafer 
bonding   
16 mA/cm2  
@ -5V 
0.85 A/W @ 1310 
nm  
(123)13
1 
p-InGaAs 
(MSM) 
wafer 
bonding   
270nA @ 
1V 
>1.05 A/W @ 
1520-1630nm  
(124)13
2 
InGaAs/Si 
(APD) 
wafer 
bonding   
0.7 mA/cm2  
@ gain of 
10 
0.64 A/W @ 1310 
nm  
(122)13
0 
Strained 
Ge/Si 
(PIN) 
direct 
growth 1.1 ~1000 @ ±2V
0.22 
mA/cm2  @ 
-2V 
0.87 A/W @ 1310 
nm 
650 nm~1605 
nm 
(125)13
3 
Ge/SiGe/S
i (PIN) 
direct 
growth   
21 mA/cm2  
@ -1V 
0.18 A/W @ 
850nm  
(126)13
4 
Ge/Si (PN) direct growth   30 mA/cm
2 0.55 A/W @ -0.2 
~ -5V 
1000 nm~1750 
nm 
(121)12
9 
Graphene/Si 
(Schottky) CVD   < 1 µA/cm
2 435 mA/W 400 nm~900 nm (75)
83
MoS2/Si  
(PN) 
Exfoliation 
and 
transfer 
1.83 5000  300 mA/W 450 nm~1050 nm 
(103)11
1 
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3.4. Conclusions 
We successfully demonstrated transfer-printed InGaAs nanomembrane/Si van der Waals 
heterojunction photodiodes with broadband and high photoresponsivity. The n+-InGaAs/p-Si 
heterojunction photodiodes showed a high rectification ratio of 7.73 × 104 and a low leakage 
current of 7.44 × 10–5 A/cm2 at a reverse bias of –3 V. The photodiodes exhibited high 
photoresponsivities (7.52 and 2.2 A W–1 at a reverse bias of –3 V and zero bias, respectively) in 
the broadband spectral range (400–1250 nm) and fast rise-fall response times (13–16 ms). The 
heterojunction devices based on the suggested room-temperature transfer printing technique 
provide a robust platform for high-performance heterostructure devices. 
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Chapter 4. Surface Engineering and Adhesive Layer Transfer Printing of 
the III-V nanomembrane  
 
4.1. Introduction 
 
Heterogeneous integration of III–V compound semiconductor nanomembranes on arbitrary 
substrates provides great opportunities to fabricate high-performance electronic and 
optoelectronic devices on user-defined substrates (i.e., Si, glass, polymers).41 Recent advances 
in epitaxial transfer techniques, which are based on selective etching of sacrificial layers and 
transfer of active semiconductor layers using contact printing methods, have demonstrated high-
mobility III–V semiconductor transistors,2, 51, 135 metal-oxide-semiconductor field-effect-
transistors (MOSFETs),52, 136 solar cells,40 and light-emitting diodes (LEDs)137, 138 on silicon and 
plastic substrates. One of the advantages of epitaxial transfer techniques is tunable surface 
morphology and strain in the semiconductor nanomembranes during the transfer process, which 
provide new functionalities to improve device performance. For example, the accommodation 
of large strains in a structural configuration of wrinkled semiconductor films provides 
mechanical stretchability, enabling stretchable electronic devices.3, 139-142 The increase in active 
area and surface textures in semiconductor nanomembranes mediated by wrinkle formations 
have been utilized to improve light absorption, extraction, and scattering in organic and 
inorganic optoelectronic devices.143-146 In addition to structural functionalities, the wrinkles in 
the semiconductor nanomembranes can induce compressive or tensile strains, which are known 
to significantly affect the electronic properties of the semiconductor and therefore the final 
device performance.58, 147-150 The wrinkle-induced periodic strain patterns in semiconductor 
nanowires or nanomembranes offer potential applications in single element heterojunction 
superlattices,151, 152 photonic devices,153 and thermoelectric devices.154 The general strategy of 
wrinkle formation is based on the application of a compressive stress on a stiff thin film sitting 
on top of a soft substrate, resulting in the development of surface wrinkles in the film that relax 
the applied compressive stress. Compressive stress has been applied in a number of different 
ways, for example, using thermal expansion/contraction,155, 156 solvent swelling/shrinkage,157-160 
and mechanical stretching/releasing to provide compressive strain.139, 161-163 These methods have 
been successfully applied for wrinkle engineering of polymers, metals, and semiconductor films. 
Although mechanical stretching/releasing methods have been successfully utilized for wrinkling 
of III–V nanoribbons,140 these approaches only provide unidirectional wrinkles with the same 
wavelength and amplitude over the whole substrate area, which have a limitation in applications 
requiring deterministic and multidirectional wrinkles with different wavelengths and amplitudes. 
Patterning and ensuring deterministic locations of wrinkle arrays in inorganic semiconductor 
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nanomembranes is still a great challenge in epitaxial lift-off and transfer of nanomembranes to 
arbitrary substrates. Here, we present a vacuum-induced wrinkling method for deterministic and 
multidirectional wrinkle formation in InGaAs compound semiconductor nanomembranes on 
PDMS microwell arrays. The direction and geometry of the wrinkles can be easily controlled by 
the shape, location, depth, and alignment of the microwell arrays. Therefore, multidirectional 
and deterministic formation of various wrinkles with different wavelengths and amplitudes is 
achievable. Furthermore, we demonstrate epitaxial transfer of wrinkled InGaAs nanomembranes 
onto glass substrates and the controlled modulation of wrinkle wavelength and amplitude using 
thermal expansion/contraction of the PDMS microstamp during the transfer process.  
 
4.2. Experimental Details 
Growth of III–V Semiconductor Films. InAs/n-InGaAs/InAlAs stack layers were grown 
on InP substrates using a molecular beam epitaxy system (MBE, Riber Compact 21T). The n-
InGaAs layer was doped by 3.05 × 1018 cm3 (at 440 °C). Both In0.52Al0.48As and In0.53Ga0.47As 
layers were completely lattice matched to an InP (001) substrate. An In0.53Ga0.47As buffer layer 
was used as an etch-stop layer, which was fundamental in the selective wet-etching process. The 
2 nm InAs capping layer was used to prevent surface oxidation at atmosphere.  
Preparation of PDMS Stamp. The microwell-patterned PDMS stamps were fabricated 
through a micromolding process with photoresist micropatterns (AZ5214E, Clariant Corp.) on 
Si substrates (Figure 4.1). The PDMS prepolymer was prepared by mixing different ratios of 
PDMS base to curing agent (10:1, 15:1, and 20:1) to control the Young's modulus of the PDMS. 
The mixed PDMS prepolymer was poured onto the micromold substrates, baked on top of a hot 
plate (4 h, 80 °C), and then peeled off from the micromolds. Here, the thickness of the PDMS 
stamp was controlled to be ~2 mm.  
Wrinkling Process. The PDMS stamp and the compound semiconductor sample were 
rinsed with deionized (DI) water and isopropyl alcohol (IPA), and dried by blowing nitrogen gas. 
The upper layers (InAs/n-InGaAs) of the III–V multilayer substrate were attached to the 
patterned side of the PDMS stamp by conformal contacts. The attached III–V substrate was then 
etched in an HCl solution (37% HCl, HCl/H2O = 2.3:1 volume ratio) containing 0.058 wt % of 
surfactant (sodium dodecyl sulfate, SDS) at 40 °C for 30 min. The SDS surfactant was used to 
prevent bubble formation on the etched surfaces during the wet-etching process. After the wet-
etching process, the nanomembranes consisting of 40 nm InGaAs layer capped with a 2 nm 
InAs layer on PDMS stamps were carefully rinsed with DI water and blown dry using nitrogen 
gas. Then, the samples were put into a small chamber connected to a regular mechanical pump. 
Finally, the evacuation process (~65 kPa) for 15 min and the subsequent releasing of vacuum 
resulted in the formation of nanomembrane wrinkle arrays on top of PDMS microwell arrays.  
Transfer Printing of Wrinkled Nanomembranes. A glass substrate was rinsed by 
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sonication in IPA and coated with SU-8 50 (MicroChem Corp.) by spin-coating (4000 rpm, 3 
min). The PDMS stamp with the wrinkled nanomembrane was attached to the glass substrate 
coated with a precured SU-8 layer and completely dried for ~2 days at different temperatures 
(10–50 °C). Finally, SU-8 was cured by UV exposure for 10 min and the PDMS stamp was 
peeled off from the SU-8/glass substrate, resulting in the transfer of the wrinkled 
nanomembrane onto the glass substrate. 
Characterizations. Atomic force microscopy (AFM, Dimension, Veeco) was used to 
characterize the surface wrinkles of the nanomembranes. The SEM images of wrinkled 
nanomembranes were obtained using field-emission scanning electron microscopy (SEM, S-
4800, Hitachi). A universal testing machine (WL2100, Withlab Corp.) was used to for 
measuring the PDMS Young's modulus (Figure 4.2). The test speed was 5 mm/min at 23 °C and 
50% relative humidity. 
 
4.3. Results and Discussion  
Figure 4.3 shows a schematic illustration and the corresponding optical and scanning 
electron microscope (SEM) images of vacuum-induced wrinkle formation in the InGaAs 
semiconductor nanomembranes on a PDMS stamp with square-shaped microwell arrays (20 μm 
width, 1.2 μm height; the fabrication of PDMS stamp is shown in Figure 4.1). Briefly, the 
wrinkling process included the formation of InGaAs nanomembranes by selective wet-etching 
followed by vacuum-induced stretching of locally constrained InGaAs nanomembranes, 
resulting in the formation of wrinkle arrays in the predefined areas of the InGaAs 
nanomembranes. For fabrication of InGaAs nanomembranes on PDMS microwells, the 
epitaxially grown InAs/InGaAs/InAlAs stack layers on InP substrates (Figure 4.4) were attached 
to a PDMS stamp and etched in an HCl solution for selective wet-etching of the InP growth 
substrate and the InAlAs buffer layer. After the selective wet-etching process, the remaining 
InGaAs nanomembrane showed a vaguely square pattern that slightly followed the underlying 
microwell patterns of the PDMS stamp (Figure 4.3b,f). The areas between the microwell 
patterns showed a flat surface morphology. When a vacuum was applied to the chamber 
containing the samples, outward bulging of the nanomembranes occurred spontaneously (within 
several seconds) at the microwell patterned regions due to the sudden establishment of a 
pressure difference between the low Po (outer pressure) and high Pi (inner pressure) across the 
nanomembranes on the microwell patterns (Po < Pi, Figure 4.3c). This resulted in the formation 
of localized wrinkle arrays between the microwell patterns (Figure 4.3g). Further application of 
the vacuum process for ~15 min induced air diffusion from the microwells to the outer regions 
through the PDMS and equilibrated Pi and Po (Po = Pi, Figure 4.3d), resulting in the depression 
of bulged nanomembranes and the subsequent disappearance of wrinkles (Figure 4.3h). As a 
final step, when the vacuum was released, Po suddenly increases while Pi remains at a lower 
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pressure (Po>Pi, Figure 4.3e), resulting in inward bulging of the nanomembranes and the 
subsequent formation of wrinkle arrays (Figure 4.3i). Vacuum-induced formation of wrinkles 
provided uniform and well-ordered arrays of wrinkles over a large area of nanomembranes 
(Figure 4.3j). The SEM image indicates that the nanomembranes were inwardly bulged into the 
PDMS microwells with wrinkle arrays between the microwells (Figure 4.3k). The wrinkle 
formation due to the bulging effects during the vacuum process can be explained by the 
following mechanism. The vacuum-induced nanomembrane bulging produces a longitudinal 
tension in the nanomembrane between the microwell patterns (Figure 4.3l). When the 
nanomembrane is stretched in one direction, it contracts in the other two perpendicular 
directions due to the Poisson effect. However, the two opposite boundaries are fixed to the 
microwell patterns and thus prevent Poisson contraction, which leads to the development of 
compressive stress in the transverse direction that can be relieved by nanomembrane wrinkling 
(Figure 4.3l). Similar wrinkling behavior was observed in a stretched, free-standing thin sheet 
clamped at two opposite ends, where the wrinkle formation was attributed to the instability of 
thin sheet that accommodated the compressive stress developed by constrained Poisson 
contraction near the fixed clamps.164-166 
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Figure 4.1. (a) Schematic illustration of the fabrication of microwell-patterned PDMS stamp. 
(b) Optical microscope image of PDMS stamp with microwell arrays. (c) Tilt-view SEM and 
(d) AFM images of the PDMS microwell. 
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Figure 4.2. Young’s modulus of PDMS films (~2 mm thick) at different mixing ratio of the 
PDMS prepolymer and curing agent. 
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Figure 4.3. (a–e) Schematic illustrations of the vacuum-induced wrinkling of III–V 
nanomembrane. (f–i) A series of optical microscope (OM) images of III–V nanomembranes 
during the vacuum-induced wrinkling process: (f) before the vacuum process, (g) right after the 
vacuum process, (h) ~15 min after the vacuum process, and (i) right after the vacuum release. 
(j) Optical microscope image of nanomembrane wrinkle arrays formed between the microwell 
patterns after the vacuum process. (k) Tilt-view SEM image of wrinkled III–V nanomembrane. 
(l) Optical microscope image of the wrinkled III–V nanomembrane fabricated by the vacuum-
induced longitudinal tension and the subsequent transverse compression.  
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Figure 4.4. Cross-sectional transmission electron microscopy image of the epitaxial-grown 
InAs/InGaAs/InAlAs stack layers on InP substrates InGaAs nanomembrane grown on InP 
substrates. Single-crystalline In0.53Ga0.47As (40 nm thick) nanomembrane capped with InAs (2 
nm thick) is clearly visible. 
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Vacuum-induced wrinkle formations on predefined microwell arrays allow deterministic 
formation of wrinkles with various geometries at predefined locations. As can be seen in Figure 
4.5, different sizes and geometries of wrinkles can be fabricated using the vacuum-induced 
wrinkling process through use of various sizes and shapes of PDMS microwell patterns. When 
there is only one microwell pattern on the PDMS stamp, the compressive stress is localized near 
the fixed boundary of the microwell, resulting in the vague wrinkles near the edge of the pattern 
(Figure 4.5a). When the single microwell pattern is paired with another microwell pattern, the 
wrinkles created can extend over the entire region between the microwells, even for microwell 
patterns with larger longitudinal length (Figure 4.5b). For rectangular microwell patterns (50 × 
10 μm2), we observed wrinkle formation at high aspect ratio (longitudinal length to transverse 
width ratio, L1/W1 = 10) regions between the microwells, but observed either no or vague 
wrinkle formation at low aspect ratio (L2/W2 = 1) regions between the microwells (Figure 4.5c). 
This behavior agrees with the previous study reporting that larger critical strain is required for 
the onset of wrinkle formation in rectangular sheets with low aspect ratios.167 For circular 
microwell patterns with hexagonal arrangement, we observed wrinkle formations with 
hexagonal arrangements between the circular microwells (Figure 4.5d).  
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Figure 4.5. Optical microscope images of nanomembrane wrinkles on (a) a single microwell, 
(b) paired microwells, (c) rectangular microwell arrays, and (d) circular microwell arrays. 
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While the formation and location of vacuum-induced wrinkles were induced by the tensile 
and compressive stress developed in between the microwell arrangements, the wavelength and 
amplitude of the wrinkles can be further engineered by varying the modulus of the underlying 
PDMS stamp, similar to traditional hard and soft bilayer structures.155, 168 Figure 4.6 shows 
optical and atomic force microscope (AFM) images of wrinkle arrays with different 
wavelengths and amplitudes controlled by the modulus of the underlying PDMS substrates. 
Initially, we observed that the wavelength of wrinkles decreases with an increase in the 
PDMSmodulus. The AFM cross section analyses of wrinkles in the direction perpendicular to 
the applied tensile stress indicate a sinusoidal variation of amplitude, where the amplitude 
decays from the center toward the edge of the wrinkled domain of the nanomembrane between 
the microwells (Figure 4.6a–c). This damped sinusoidal deformation of wrinkles is different 
from the periodic sinusoidal deformation of wrinkles with singular wavelength and amplitude 
formed by the traditional mechanical stretching/releasing method.139-142 The wrinkles with 
decaying amplitude observed in this study can be attributed to the stretch-induced compressive 
stress profile, where the center area between the microwells is under the largest stress, resulting 
in the deepest amplitude of wrinkles.164 Detailed analysis of the wavelength variations as a 
function of PDMS modulus indicated that the wavelength decreased from ~8.2 μm to ~5.7 μm 
with an increase in PDMS modulus from 0.6 to 2.0 MPa (Figure 4.6d). To further understand 
the dependence of wavelength on the PDMS modulus, we compared the experimental results 
with theoretical calculations. Although the wrinkle deformation patterns (damped vs periodic 
sinusoidal wrinkles) are different, the dependence of wavelength on the PDMS modulus for the 
damped sinusoidal wrinkles can be described by the typical relation used for periodic sinusoidal 
wrinkles:161, 169 
 
λ ൌ 2π݄௙ ቀ ாത೑ଷாതೞቁ
భ
య               (1) 
 
where λ is the wavelength of wrinkle, hf and Ef are the height and plane-strain modulus of the 
upper film, and Es is the plane-strain modulus of substrate. Here, the plane-strain modulus can 
be represented by E = E/(1 – v2), where E and v are Young's modulus and Poisson's ratio, 
respectively. The experimentally obtained wavelengths of the wrinkles fit well with the 
calculated wavelengths (eq 1) for InGaAs nanomembranes with hf = 42nm, Ef = 65.8 GPa,170 
and vf=0.33 as a function of PDMS modulus with vs =0.5 (Figure 4.6d), suggesting that eq 1 
holds even for damped sinusoidal wrinkles. The damped sinusoidal wrinkles showed a decaying 
amplitude profile, where the amplitude decayed from the center to the edge of the wrinkled 
domain, as marked with A1, A2, and A3 in Figure 4.6c. The dependence of amplitude on the 
PDMS modulus is shown in Figure 4.6e, where the amplitude decreases with the PDMS 
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modulus. A power law fitting to the experimental amplitudes resulted in exponents of –0.07, –
0.19, and –0.36 for amplitudes of A1, A2, and A3, respectively. This result indicates that the 
dependence of amplitude on the PDMS modulus increases from the center to the edge of the 
wrinkled domain. A power law dependence of amplitude on the substrate modulus is also 
observed for periodic sinusoidal wrinkles with single amplitude, where the amplitude can be 
expressed by169  
 
ܣ ൌ ݄௙ටఌିఌ೎ఌ೎ 	              (2) 
 
where A is the amplitude of wrinkle, ε and εc are the strain and critical wrinkling strain, 
respectively, of the upper film. The critical wrinkling strain is given by:  
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Equations 2 and 3 lead to a power law scaling of amplitude dependent on the substrate modulus 
(Es) with power law exponent of –1/3 (i.e., A is proportional to Es–1/3), which is comparable to 
that of A3 (–0.36). Equation 2 also suggests that the amplitude of the wrinkle can be further 
controlled by the compressive strain (ε) of the nanomembranes. Here, we changed the depth of 
the microwell that determines the extent of inward bulging of the nanomembrane during the 
vacuum process and thus the longitudinal tensile strain, which, in turn, determines the 
compressive strain of nanomembranes. Figure 4.7a shows the wrinkle patterns fabricated by the 
vacuum-induced wrinkling process as a function of different depths (d) of the microwells. 
Detailed AFM cross section analysis (Figure 4.7b,c) indicated that the maximum amplitude (A1) 
at the center of the damped sinusoidal profile increased from 68 to 175 nm when the microwell 
depth changed from 0.6 to 1.7 μm. This result indicates that the maximum amplitude (A1) is 
strongly dependent on compressive strain while it is less dependent on the PDMS modulus. On 
the other hand, the wavelength does not change with the depth of the microwells, suggesting 
that the wavelength is independent of compressive strain. Instead, as shown in Figure 4.6d, the 
wavelength is a function of PDMS modulus according to eq 1.169 
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Figure 4.6. (a–c) OM and atomic force microscope (AFM) images of nanomembrane wrinkles 
on PDMS microwell arrays at different PDMS modulus: (a) 0.6, (b) 1, and (c) 2 MPa. (d) The 
variation of wrinkle wavelength with different PDMS modulus. The dotted line is a theoretical 
fitting. (e) The variation of amplitudes for different values of PDMS modulus. The dotted lines 
are the power-law fitting to the experimental results. 
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Figure 4.7. (a) AFM images and (b) cross section analysis of nanomembrane wrinkles on 
different depth (d, 0.6, 1.2, 1.7 μm) of microwell patterns. (c) The variation of wavelength and 
amplitude of nanomembrane wrinkles with different depth of the microwell patterns. 
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The wavelength and amplitude of wrinkled nanomembranes can be further modulated 
during the transfer printing of nanomembranes onto the heterogeneous substrates. When the 
PDMS substrate temperature is varied during the transfer printing process, the thermal 
expansion or contraction of the PDMS stamp modifies the compressive strain of the 
nanomembranes, which leads to the modulation of the wavelength and amplitude of the 
nanomembrane wrinkles. Figure 4.8a shows a schematic illustration of the wrinkled 
nanomembrane transfer from the PDMS stamp onto the glass substrate coated with SU-8 
photoresist. For the transfer printing at a laboratory temperature (~25 °C), the original 
wavelength and amplitude of the nanomembrane wrinkles on the PDMS stamp were maintained 
after the transfer process (Figure 4.8c, and Figure 4.9). When the temperature was decreased 
(10 °C) during the transfer process, the thermal contraction of the PDMS stamp further induced 
compressive strains on the nanomembranes, which led to growth of the wrinkles (Figure 4.8b). 
Here, the amplitude of the wrinkles slightly increased from ~129 nm to ~146 nm while the 
wavelength did not change (Figure 4.8f). On the other hand, when the transfer temperature was 
increased to 40 °C, the wrinkles were stretched out due to thermal expansion of the PDMS, 
which led to the decrease of amplitude from ~129 to ~52 nm (Figure 4.8d,e). With further 
increase of transfer temperature to 50 °C, the original wrinkle patterns were flattened and 
disappeared, leading to a flat nanomembrane (Figure 4.8e). At this stage, we also observed the 
generation of cracks (indicated by a white arrow in Figure 4.8e) because the thermal expansion 
of the PDMS stamp was well over the critical thermal expansion of the nanomembranes.  
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Figure 4.8. (a) Schematic illustration of transfer printing of the wrinkled III–V nanomembrane 
from the PDMS to glass substrates. (b–e) OM images of the wrinkled III–V nanomembrane on 
SU-8/glass substrate after transfer printing at different temperatures: (b) 10, (c) 25, (d) 40, and 
(e) 50 °C. (f) The variation of wavelength and amplitude of nanomembrane wrinkles at different 
transfer printing temperatures. 
 
 
 
Figure 4.9. (a) Optical microscope image of InGaAs nanomembrane wrinkle arrays transferred 
from PDMS stamp onto glass substrate. (b) AFM and (c) SEM images of wrinkled 
nanomembranes before and after the transfer printing process. 
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4.4. Conclusions 
In summary, we demonstrated the formation of deterministic and multidirectional wrinkle 
arrays through vacuum-induced bulging of InGaAs nanomembranes on top of PDMS microwell 
arrays. Here, the local events of vacuum-induced stretching of nanomembranes under 
geometrical constraints of microwells enabled simple control of the direction and geometry of 
wrinkles through the shape, location, depth, and alignment of microwell arrays. The geometry 
of wrinkle arrays on PDMS substrates could be further engineered by controlling the transfer 
temperature during the transfer of wrinkled nanomembranes onto glass substrates. Since the 
carrier mobility and band structure of semiconductor nanomembranes changes with strain, the 
localized wrinkles controlled in microscopic length scales can be potentially used in locally 
tunable band gap engineering for strain-enhanced high mobility transistors,171 light emitting 
devices,148 and single-element heterojunction superlattices.152 
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Chapter 5. MoS2 Nanosheet on CuO Nanowire Heterojunction by Wet-
Transfer Printing 
 
5.1. Introduction 
 
Two-dimensional (2D) layered materials such as graphene, hexagonal boron nitride (hBN), 
and transition metal dichalcogenides (TMDCs) have received great interests recently in various 
research fields due to their unique physical and chemical properties.172-174 In particular, ultrathin 
TMDC materials with the atomically sharp interface and tunable band-gap are very attractive 
for next-generation electronics and optoelectronics such as transistors, memory devices, 
photodetectors, light emitting diode (LED) and solar cells.122, 175-181 Moreover, single or few 
layer structures of TMDC nanosheets can be cleaved from bulk TMDC crystals and transferred 
onto various heterogeneous substrates, which allow the preparation of diverse set of 
heterostructures such as graphene/InAs nanowire, MoS2/WSe2 or MoS2/Si heterojunctions for 
novel electronic and optical devices.182-188 Furthermore, comparison with traditional crystalline 
semiconductors such as silicon or III-V semiconductors, the 2D semiconductor nanosheets have 
unique functionalities.189, 190 For example, heterojunctions between MoS2 and WSe2 layers 
provide the interlayer tunneling behavior and tunable electrical property depending on the gate 
voltage.179, 183, 184 The optical energy gap can be tuned by the thickness modulation of 2D 
materials, resulting in the transition of spectral response.191  
One-dimensional (1D) nanostructures have been also widely studied in electronics and 
sensor applications due to their unique 1D structures with the quantum-confined carrier 
transport, tunable optical absorption, and large surface to volume ratio.192, 193 In addition, 
significant progress has been made on the large-scale assembly of 1D nanostructures at the 
predefined regions on desired support substrates,194, 195 which ultimately enables the fabrication 
of high-performance 1D electronic devices at low-cost. However, as contrary to 2D structures, 
the formation of heterostructures between 1D nanostructures has been a challenging task due to 
the lattice mismatch between different crystal structures, which limited the development of 
novel 1D heterostructure devices.196 As compared to 1D nanostructures, the 2D nanosheets can 
provide more conformable architecture and larger contact area, enabling intimate contact with 
the heterogeneous materials. Although several interesting properties have been reported with the 
hybridization of 1D nanowires on top of 2D nanostructures,197, 198 2D-1D heterostructures have 
been rarely studied due to the difficulty of achieving atomically sharp interface and high-quality 
heterojunction devices.  
Here, we present a high-performance photodiode based on MoS2 nanosheet on CuO 
nanowire (NW) heterojunction fabricated by using a wet-transfer printing technique. In this 
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heterojunction photodiode design, the increase of MoS2 layer thickness can enhance the optical 
absorption and band gap, resulting in high photoresponsivity and wide spectral responsivity. The 
CuO NWs enable the formation of type II heterojunction with MoS2 nanosheets, where the type 
II band structure effectively separates the electron and hole pairs when the light illuminates the 
heterojunctions.183, 199 In particular, the wet-transfer printing of MoS2 nanosheet onto the top 
surface of the CuO NW makes it possible to encapsulate CuO NW with MoS2 nanosheet, which 
enables the formation of an intimate contact and thus the high-quality heterojunction with a 
sharp interface between MoS2 and CuO heterostructures. The high-quality heterojunction 
enables high-performance heterojunction photodiodes with excellent photocurrent rectification 
ratio (~6,000 at ±2 V) with an ideality factor of 1.37, an ultrahigh photoresponsivity of 157.6 
A/W, a low dark current of ~38 fA at –2 V, and a fast photoresponse time (~34.6 ms of rise time 
and ~51.9 ms of decay time). 
 
5.2. Experimental Details  
Growth of CuO nanowire. In order to fabricate nanosheet-on-1D heterostructure of 
MoS2/CuO NW, the CuO NWs were first grown on a Cu foil (Aldrich, 99.99%) by a thermal 
oxidation in a furnace at 500 °C for 10 hours (Fig. 5.1).200 In this process, CuO NWs can be 
easily synthesized by a simple heating method, which has been reported to provide controllable 
diameters and lengths of CuO NWs.201 The CuO NWs synthesized by thermal oxidation have 
been known to provide excellent chemical and environmental stabilities, which have advantages 
in chemical sensor applications.202, 203 
Fabrication of the heterojunction photodiodes. After harvesting the grown CuO NWs in 
ethanol by a sonication process (bath sonication, 10 s), the CuO NWs were coated on a SiO2 
(100 nm)/p+-Si wafer by a spin coating method. Then, MoS2 nanosheets were mechanically 
exfoliated from MoS2 bulk crystals (SPI Supplies) using a scotch-tape method. For the efficient 
exfoliation and transfer of MoS2 nanosheets onto the top of CuO NWs, MoS2 nanosheets on the 
scotch-tape were firstly transferred onto the PDMS stamp by a stamping process.204 Then, the 
MoS2 nanosheets on the PDMS stamp were transferred onto the CuO NWs/Si substrate by a 
wet-transfer technique (Fig. 5.2). While the dry transfer of exfoliated 2D layers has been 
successfully used as a quick, efficient, and clean transfer process,205 it is not an effective method 
when the target substrate is topographically rough such as nanoparticle or nanowire-coated 
surface due to the low adhesion between the 2D layer and rough surface.205 However, the wet-
transfer process employed in our work enables the tight contact between the MoS2 nanosheet 
and CuO nanowire via the capillary-force-assisted attractive force between MoS2 nanosheet and 
CuO NW, which can ultimately induce the encapsulation of CuO NW with MoS2 nanosheet (Fig. 
5.3).206 In the wet-transfer process, after a small amount of liquid (ethanol, 20 µL) was dropped 
on the CuO NWs/Si substrate, the exfoliated MoS2 sheets on the PDMS stamp were covered on 
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top of the CuO NWs/Si substrate (Fig. 5.3a). Here, ethanol was used instead of water in the wet-
transfer process to avoid the problem of MoS2 surface degradation. MoS2 has been known to 
show a poor long term stability with the degradation problem in air and humidity condition.90, 207 
Then, the liquid evaporation can induce the conformal contact between the MoS2 nanosheet and 
the CuO NW on Si substrate (Fig. 5.3b). As the liquid further evaporates, the MoS2 sheets 
uniformly encapsulate the cylindrical CuO NW on the Si substrate, resulting in the tight 
bonding interface between MoS2 and CuO NW (Fig. 5.3c). Here, the diameter of the CuO 
nanowire and thickness of MoS2 sheet used in this study are ~150 nm and ~50 nm, respectively. 
Lastly, Cr (5 nm)/Au (70 nm) metal electrodes were thermally evaporated on the nanosheet-on-
1D heterostructure of MoS2/CuO NW. 
 
 
 
 
 
 
 
 
 
 
 
 
 
84 
 
Figure 5.1. (a) and (b) Tilted-view and (c) and (d) top-view SEM images of vertically grown 
CuO nanowires. 
 
Figure 5.2. Schematic illustration of wet-transfer printing process for the transfer-printing of 
MoS2 nanosheet on top of CuO nanowire. 
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Figure 5.3. Encapsulation of CuO NW with MoS2 nanosheet during the wet-transfer process of 
MoS2 nanosheet onto CuO nanowire. (a) The exfoliated MoS2 sheet on the PDMS stamp is 
covered on top of the CuO NWs/Si substrate. (b) Conformal contact between the MoS2 
nanosheet and the CuO NW on Si substrate due to the liquid evaporation. (c) As the liquid 
further evaporates, the MoS2 sheets uniformly encapsulate the cylindrical CuO NW on the Si 
substrate, resulting in the tight bonding interface between MoS2 and CuO NW. 
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5.3. Results and Discussion  
Figure 5.4a shows the schematic representation of MoS2/CuO nanosheet-on-1D 
heterojunction photodiode. Atomic force microscopy (AFM) and scanning electron microscopy 
(SEM) images in Figs. 5.4b and 5.4c show the CuO NW covered with MoS2 nanosheet after the 
wet-transfer of MoS2 nanosheet onto the CuO NW. (The magnified AFM and SEM images are 
shown in Fig. 5.5). The Raman spectra in Fig. 5.6 shows two distinctive peaks of MoS2 for in-
plane E12g (382.9 cm-1) and out-of-plane A1g (408.4 cm-1) vibration modes. Here, the spacing 
between in-plane E12g and out-of-plane A1g vibration modes indicate the mono- or multilayer 
states of MoS2 sheets. In case of monolayer MoS2, the distance between E12g and A1g is ~18.3 
cm-1.208 As the number of layer increases, the distance between the E12g and A1g increases due to 
the red shift of E12g and blue shift of A1g due to the long-range interlayer Coulombic 
interaction.209 Figure 5.6 exhibits the spacing of ~25.5 cm-1 between E12g and A1g modes, which 
indicates the multilayer structure of transferred MoS2 nanosheet.208 Figure 5.4d shows the cross-
sectional high-resolution transmission electron microscopy (HRTEM) image of the interface 
between multilayer MoS2 nanosheet and cylindrical CuO NW, which indicates a sharp and tight 
bonding interface at the MoS2/CuO heterojunction. 
 
 
 
 
87 
 
Figure 5.4. (a) Schematic representation of MoS2/CuO nanosheet-on-1D heterojunction 
photodiode. (b) AFM and (c) SEM images of MoS2/CuO nanosheet-on-1D heterojunction 
photodiode based on the wet-transfer printing of MoS2 nanosheet on top of CuO nanowire 
which forms a p-n heterojunction. (d) Cross-sectional HRTEM image at the interface between 
MoS2 nanosheet and CuO nanowire. 
 
 
 
Figure 5.5. Magnified (a) SEM and (b) AFM images of CuO NW covered with MoS2 nanosheet 
after the wet-transfer of MoS2 nanosheet onto the CuO NW. The inset AFM analysis indicates 
the thickness of MoS2 nanosheet. 
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Figure 5.6. Raman spectra of the transferred MoS2 nanosheet showing two distinctive peaks of 
MoS2 for in-plane E12g (382.9 cm-1) and out-of-plane A1g (408.4 cm-1) vibration modes. The 
spacing of ~25.5 cm-1 between E12g and A1g modes, which indicates the multilayer structure of 
transferred MoS2 nanosheet. 
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Figure 5.7a shows the current-voltage (I-V) curves of MoS2/CuO nanosheet-on-1D 
heterojunction photodiode measured at a dark condition. The photodiode exhibits a large 
rectification ratio of ~6,000 at Vg = 0 V and Vds = ±2 V, a very low dark current below 40 fA and 
a low turn-on voltage of ~0.44 V. These results indicate that the p-n heterojunction diode is 
effectively formed between the n-type MoS2 nanosheet and p-type CuO NW after the wet-
transfer process. The asymmetric I-V characteristic of rectifying behavior is attributed to the 
energy band bending in the hetero-interface between MoS2 nanosheet and CuO NW (Fig. 
5.8).187, 210-212 In particular, the high rectification ratio indicates the excellent interface quality 
without impurities or amorphous layers between MoS2 nanosheets and CuO NWs.210 Here, the 
rectifying I-V curve is expressed as111  
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where I0 is the reverse saturation current, k is Boltzmann’s constant, T is the temperature in 
Kelvin, q is the electron charge and n is the ideality factor, respectively. Here, the ideality factor 
is a figure of merit of heterojunction diode, which indicates the quality of diode compared to 
ideal diode.213, 214 The ideal diode has an ideality factor of 1, which suggests that the diffusion 
current is the dominant charge transport without recombination current. The ideality factor 
higher than 1 indicates the existence of some defects or impurities at the junction which induce 
the generation of recombination current.215 The ideality factors (n) extracted from the slope of 
the semi-log I-V curve in Fig. 5.7a are 1.37, which indicates that the diffusion current is more 
dominant than the recombination-generation current, which is attributed to the low defects and 
impurities in the heterojunction interface.112, 213  
To shed light on the spectral responsivity of MoS2/CuO nanosheet-on-1D heterojunction 
photodiode, the photoresponse properties were investigated under illumination of different light 
wavelengths. Figure 5.7b shows the photocurrent (Ipho) curves at the reverse bias region under 
the illumination of different wavelength of light (560, 600, 700, 760 nm) at 1 mW power (Plight) 
of the incident light and dark condition. The photocurrents at the reverse bias region increase 
with the increase of reverse bias voltage and clearly depend on the wavelength of light. This 
photoresponsive characteristic at the reverse bias region can be explained by the energy band 
diagram of MoS2/CuO NW heterojunction (Fig. 5.8). When the heterojunction is formed 
between the n-type MoS2 sheet and p-type CuO NW (Fig. 5.8a), the band bending occurs at the 
junction region by the band alignment mechanism (Fig. 5.8b), which results in the creation of 
the built-in potential at the interface. The electron-hole pairs are generated at the junction area 
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under the illumination of the light and are swept away by the built-in potential, resulting in the 
generation of the photocurrent.187 When the reverse bias is applied, the photocurrent is further 
enhanced by the increase of the built-in potential (Fig. 5.8c).  
It is worth to note that the wet transfer of MoS2 nanosheets on top of CuO NWs (nanosheet-
on-1D structure) enables a conformal wrapping of nanosheet around the cylindrical nanowire 
and thus excellent heterojunction interface. In comparison, the transfer of CuO NWs on top the 
MoS2 nanosheet (1D-on-nanosheet structure) does not provide a good heterojunction interface. 
In order to compare the device performances depending on the heterojunction structure 
(nanosheet-on-1D vs. 1D-on-nanosheet), we fabricated a photodiode based on the 
heterojunction of CuO NW above the MoS2 nanosheet (CuO/MoS2 1D-on-nanosheet 
heterojunction, Fig. 5.9). As can be seen in Figs. 5.7c and 5.7d, although the CuO/MoS2 1D-on-
nanosheet heterojunction photodiode also shows the rectifying behavior and photosensing 
capability, it provides a lower rectification ratio, a higher turn-on voltage, and a lower 
photoresponsivity as compared to those of MoS2/CuO nanosheet-on-1D heterojunction 
photodiode. These inferior photodiode performances of CuO/MoS2 1D-on-nanosheet device can 
be attributed to the lower interface quality and the smaller contact area between MoS2 nanosheet 
and CuO NW when the cylindrical CuO NW is on top of MoS2 nanosheet. These comparison 
results indicate that the wet-transfer of nanosheets on the 1D cylindrical NWs is a reliable 
approach to provide excellent heterojunction interface between 1D and layered materials and 
fabricate high performance heterojunction device. 
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Figure 5.7. (a) I-V characteristic of MoS2/CuO nanosheet-on-1D heterojunction photodiode in a 
dark state. (b) Photocurrents of MoS2/CuO nanosheet-on-1D heterojunction photodiode curves 
under light illumination of different wavelength (560, 600, 700, 760 nm) at 1 mW power of 
incident light and dark condition. (c) Comparison of I-V characteristics of MoS2/CuO 
nanosheet-on-1D and CuO/MoS2 1D-on-nanosheet photodiodes in dark state. (d) Comparison of 
photocurrents of MoS2/CuO nanosheet-on-1D and CuO/MoS2 1D-on-nanosheet photodiodes 
under the light illumination of 600 nm at 1 mW power. 
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Figure 5.8. Band diagrams of the MoS2/CuO NW heterojunction p-n diode (a) before and (b) 
after the contact between MoS2 nanosheet and CuO nanowire. (c) Band diagram under the 
reverse bias of heterojunction p-n diode. When the light is illuminated, the electron-hole pair is 
generated from the MoS2/CuO interface region. 
 
 
 
 
Figure 5.9. (a, b) SEM images of photodiode based on the heterojunction of CuO NW above 
the MoS2 nanosheet (CuO/MoS2 1D-on-nanosheet heterojunction). 
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To investigate the photocurrent generation behavior of our heterojunction photodiode, we 
performed a photocurrent mapping analysis. In case of Schottky junction diode, the 
photocurrent is generated near the electrode area due to the abrupt potential difference by the 
energy barrier between the metal and semiconductor.216, 217 On the other hand, the photocurrent 
of p-n junction diode is generated at the interface region of p-n junction due to the built-in 
potential generated by the energy band bending.187 For the better understanding of the 
photocurrent generation behavior, we performed a photocurrent mapping of MoS2/CuO NW 
heterojunction photodiodes at the reverse bias voltage of –2 V under 532 nm wavelength of 
laser excitation (spot size: ~ 2 µm diameter) by using a scanning near-field optical microscopy 
(SNOM) system and a source meter. Figure 5.10a shows the optical microscopic image showing 
the position of electrodes and heterojunction. The photocurrent mapping of this heterojunction 
structure is shown in Fig. 5.10b, where the electrodes and heterojunction structure are indicated 
by the dotted lines. The photocurrent generation was mainly observed at the heterojunction 
region of MoS2/CuO NW and was rarely observed near the electrode area. This result indicates 
that the large charge separation occurs at the MoS2/CuO heterojunction area, which is attributed 
to the built-in potential of p-n heterojunction.210 
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Figure 5.10. (a) Optical microscope image of MoS2/CuO nanosheet-on-1D heterojunction 
photodiode showing the position of electrodes and heterojunction. (b) Photocurrent mapping of 
MoS2/CuO nanosheet-on-1D heterojunction photodiode under 532 nm laser showing the 
photocurrent generation at the heterojunction region of MoS2/CuO NW. The electrodes and 
heterojunction structure are indicated by the dotted lines. 
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The photoresponsivity is one important figure of merit representing the performance of the 
photodetectors. The photoresponsivity indicates the amount of generated photocurrent in the 
device in response to the illuminated light. The photoresponsivity can be expressed by the 
relation, Rλ=Ipho ∕Plight , where Rλ, Ipho, and Plight, are the photoresponsivity, the photocurrent, and 
the illuminated optical power intensity per unit area, respectively.185, 218 Here, the light 
absorption area was defined as junction area between CuO NW and MoS2 nanosheet (detailed 
description in Fig. 5.12). The photocurrent is experimentally obtained by subtracting the dark 
current (Idark) from total current (Itotal) under the illumination of light (Ipho = Itotal - Idark). Figure 
5.11a shows the photocurrents and photoresponsivity depending on the optical power under the 
reverse bias (-2 V). The photocurrent increases with the increase of optical power. The fitting of 
photocurrent by the power law relation (Ipho ~ Pθ) results in the exponent value (θ) of 0.81. The 
non-unity exponent value in the power law relation is related to the complex process of 
electron-hole generation, recombination and trapping during the photoresponse process. The 
photoresponsivity decreases with the increase of optical power and exhibits the maximum value 
of 157.6 A/W at the illumination intensity of 55 µW. This photoresponsivity value is 
significantly (over 20 times) higher than values obtained for the MoS2/ReSe2 (2D-2D) 
heterojunction photodetector (6.75 A/W) and the MoS2/Si (2D-bulk) heterojunction 
photodetector (7.2 A/W).185, 188 The decrease of photoresponsivity with the increase of optical 
power can be attributed to the trap states by the defects or impurities at the heterojunction.111, 213 
Under the illumination of light, the photogenerated charges can be captured by the trap states, 
which reduce the recombination rate and thus increase the life time of photogenerated charge 
carriers. When the light power increased, the captured charges are saturated due to the limited 
trap states, resulting in the decrease of the photoresponsivity.  
One measure of sensitivity of photodetector is the photoresponsive on/off ratio. Figure 5.11b 
shows the photoresponsive on/off ratios of heterojunction photodiode under the green LED light 
(λ = 570 nm, Plight = 1 mW). Here, the photoresponsive on/off ratio is defined as the 
photocurrent ratio when the light is switched on and off. The photoresponsive on/off ratio of 
heterojunction device increased with the increase of applied bias voltage (–0.5 to –1 V), and 
then reached the highest value of 3,500 at the bias voltage of –1 V. Further increase of negative 
bias voltage (–1 to –2 V) resulted in the decrease of photoresponsive on/off ratio down to the 
value of 1,000. This result can be related to the dependence of dark current and photocurrent on 
the bias voltage. While the dark current was stable at the low value of 2.8 fA below the bias 
voltage of –1 V, it began to increase when the bias voltage increases over –1 V. Because the 
photocurrent was already reached the saturation region around the bias voltage of –1 V, the 
highest photoresponsive on/off ratio was shown at the bias voltage of –1 V. For the better 
understanding of the performance of the heterojunction photodetector, we also compared the 
photoresponsive on/off ratios of metal-semiconductor-metal (MSM) type photodetectors based 
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on MoS2 nanosheets and CuO NWs, respectively. For the fabrication of MSM type 
photodetectors, Cr (5 nm)/Au (70 nm) metals were used as electrodes. The MSM photodetectors 
exhibited photoresponsive on/off ratios of 3.5 and 48 at bias voltage of 2 V for MoS2 nanosheets 
and CuO NWs, respectively. Here, the lower values of photoresponsive on/off ratio of the MSM 
type photodetectors compared to MoS2/CuO heterojunction photodetector can be attributed to 
the considerably high dark currents, even though the on currents of the MSM photodetectors are 
higher than that of heterojunction device (Fig. 5.13). 
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Figure 5.11. (a) Photocurrent and photoresponsivity of MoS2/CuO heterojunction photodiode 
depending on the optical power under the reverse bias (–2 V). (b) Comparison of 
photoresponsive On/Off ratio of MoS2/CuO nanosheet-on-1D heterojunction photodiode, CuO 
NW MSM photodetector, and MoS2 sheet MSM photodetector depending on the applied anode 
under the green LED light (λ = 570 nm, Plight = 1 mW). 
 
 
 
Figure 5.12. The light absorption area of MoS2/CuO nanosheet-on-1D heterojunction 
photodetectors. The absorption area is defined as the junction area between CuO NW and MoS2 
nanosheet, which can be obtained by multiplying the arc length (larc) and the length of junction 
between CuO NW and MoS2 nanosheet (lnanowire). 
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Figure 5.13. Dark and photocurrent comparison of (a) MoS2 sheet/CuO nanowire 
heterojunction p-n diode, (b) CuO MSM photodetector, and (c) MoS2 MSM photodetector in 
dark state and under the 570 nm LED light. 
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A stable and fast switching behavior of photodetector is one of the important parameters for 
applications in optical communication and sequential imaging system. Figure 5.14 shows the 
stability of photo-switching behavior and the photoresponse speed under the green LED light 
(Plight = 1.4 mW) and the bias voltage of –2 V for the MoS2/CuO NW heterojunction photodiode. 
The repeated switching behavior was well retained with the stable and reproducible current (Fig. 
5.14a). On the other hand, MSM photodetectors show unstable photoresponsive switching 
behaviors under repeated light on/off cycles (Fig. 5.15). The MoS2/CuO NW heterojunction 
device has the fast photoresponse time (~34.6 ms of rise time and ~51.9 ms of decay time), 
which can be favorably compared to those of previous photodetectors (Table 5.1). Here, the fast 
response speed of MoS2/CuO NW heterojunction photodetector can be attributed to the large 
built-in potential at the interface region.111 
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Figure 5.14. (a) Stability of photo-switching behavior of MoS2/CuO heterojunction photodiode 
under the repeated On/Off light illumination (λ = 570 nm, Plight = 1.4 mW) and the bias voltage 
of –2 V. (b) Photoresponsive rise and decay time of MoS2/CuO heterojunction photodiode under 
the light illumination of λ = 570 nm at Plight = 1.4 mW and the bias voltage of –2 V. 
 
 
 
Figure 5.15. Photo-switching behavior of (a) CuO MSM photodetector and (b) MoS2 MSM 
photodetector under the pulsed 570 nm LED light. 
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Table 5.1. Comparison of electrical and optical performances of MoS2-based photodetectors. 
Type Rectification Ratio Dark Current Photoresponsivity 
Photoresponse 
Speed Ref.
MoS2/CuO (PNa) ~6000 @ ±2 V ~38 fA @ -2 V ~157.6 A/W @ 600nm 34.6 ms (R
b) / 
51.9 ms (Fc) 
This 
work
Single Layer MoS2 
(MSMd) - - 
7.5 mA/W @ 550 nm & 
50 VG 
50 ms (R) / 
50ms (F) 181 
Monolayer MoS2 
(MSM) - 2 pA 880 A/W @ 561 nm 
4 s (R) / 0.6 s 
(F) 176 
Multi-layer MoS2 
(MSM) - ~10pA @ 1 V 120 mA/W @ 633 nm - 219 
MoS2 HJ by 
thickness 
modulation (PN) 
- ~5 pA @ 1 V &  30 VG 580 mA/W @ 488 nm - 186 
MoS2/n-Si (NNe) - ~ 20 pA 7.2 A/W @ 365 nm - 185 
Bulk MoS2/p-Si 
(PN) 42 @ ±0.5 V - - 
40 ms (R) / 40 
ms(F) 187 
MoS2/BP (PN) - - 418 mA/W @ 633 nm & 40 VG - 210 
MoS2/ReSe2 (PN) 500 - 6.75 A/W @ 633 nm > 40 s 188 
aPN: PN junction photodiode; bR: rise time; cF: falling time (decay time); dMSM: metal-
semiconductor-metal photodetector; eNN: NN junction photodiode.  
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Figure 5.16 shows the photoresponsivity depending on the applied anode voltage and 
different wavelength lights. The photoresponsivity increased under both 600 and 700 nm 
wavelength laser light with the increase of anode voltage (Fig. 5.16a). As increasing the bias 
voltage, the photo-generated electron-hole pairs are more quickly separated and move to 
electrode due to the enhanced built-in potential at the interface, resulting in the large 
photocurrents.218 The wavelength-dependent photoresponsivity is shown in Fig. 5.16b. The 
photoresponsivity of heterojunction device shows two strong peaks at 600 and 660 nm 
wavelength. On the other hand, the photoresponsivity becomes very low under the light 
wavelength longer than 700 nm. This behavior can be attributed to the absorption characteristic 
of multilayer MoS2 nanosheet, which has strong two absorption peaks at 606 and 670 nm 
wavelength caused by the spin-orbital splitting of the valence band and weak absorption tail 
through the indirect band transition.219 Table 5.1 summarize photodetector performances 
(rectification ratio, dark current, photoresponsivity, response speed) of our MoS2/CuO NW 
heterojunction device in comparison with previous MoS2-based heterojunction devices. There is 
no previous work which simultaneously outperforms all the figure of merit of photodetector. In 
addition, all the figure of merits of our photodetector exhibits comparable values to the best 
figure of merit of previous works. 
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Figure 5.16. (a) Photoresponsivity of MoS2/CuO nanosheet-on-1D heterojunction photodiode 
depending on applied anode voltages under 600 and 700 nm wavelengths of light. (b) 
Wavelength-dependent photoresponsivity of MoS2/CuO nanosheet-on-1D heterojunction 
photodiode under the bias voltage of –2 V. 
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5.4. Conclusions 
In summary, we developed nanosheet-on-1D heterojunction photodetectors with ultrahigh 
photoresponsivities based on the wet-transfer printing of MoS2 nanosheet onto the CuO NW. 
The capillarity-assisted attractive forces during the wet-transfer printing process induce the 
intimate nanosheet-on-1D contacts and thus the formation of high-quality heterojunction with a 
sharp interface between MoS2 nanosheet and CuO NW heterostructures. The photodetectors 
with the high-quality nanosheet-on-1D heterojunction exhibited an excellent photocurrent 
rectification ratio (~6,000 at ±2 V) with an ideality factor of 1.37, an ultrahigh 
photoresponsivity of 157.6 A/W, a low dark current of ~38 fA at –2 V, and a fast photoresponse 
time (~34.6 ms of rise time and ~51.9 ms of decay time). It is well known that as the thickness 
of MoS2 is increased from monolayer to multilayer, the semiconducting properties change from 
the direct gap with 1.9 eV to indirect band gap with 1.2 eV.220, 221 In addition, the carrier 
mobility and optical absorption properties of semiconducting 1D materials can be adjusted 
depending on the diameter.222, 223 Therefore, further study should be done in the future to 
understand the effects of thickness and diameter of MoS2 and CuO NW on the device 
performances. The suggested wet-transfer printing of nanosheet/1D heterostructures have a 
great potential for the development of novel optoelectronic devices, the performances of which 
can be easily tunable based on various combination of 2D and 1D heterostructures. 
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Chapter 6. Summary and Future Perspective 
 
This thesis suggest the potential of the transfer printing of nanomaterials as a novel device 
fabrication route. The transfer printing process enables the heterojunctions composed of two 
different semiconductor materials without limitation of the lattice constant, and the excellent 
interface characteristics with well-maintained crystalline structure. It is also possible to the 
combination of different dimensional semiconducting materials and the transform a planar 
nanomembrane into a three-dimensional wrinkled structure during transfer process.  
The transfer printing process is divided into several methods. Each method should be 
appropriately used according to the structure of the target device. As a result, we have 
developed a transfer printing process for high performance and/or functional devices through 
the various combinations of the nanomaterials.  
 
In chapter 2, we demonstrated gate-controlled spin-orbit interaction (SOI) in InAs high-
electron mobility transistor (HEMT) structures transferred epitaxially onto Si substrates. 
Successful epitaxial transfer of the multilayered structure after separation from an original 
substrate ensured that the InAs HEMT maintains a robust bonding interface and crystalline 
quality with a high electron mobility of 46,200 cm2/(V s) at 77 K. Furthermore, Shubnikov-de 
Haas (SdH) oscillation analysis revealed that a Rashba SOI parameter (α) can be manipulated 
using a gate electric field for the purpose of spin field-effect transistor operation. An important 
finding was that the α value increases by about 30% in the InAs HEMT structure that has been 
transferred when compared to the as-grown structure. First-principles calculations indicated that 
the main causes of the large improvement in α were the bonding of the InAs HEMT active 
layers to a SiO2 insulating layer with a large band gap and the strain relaxation of the InAs 
channel layer during epitaxial transfer. The experimental results presented in this study offer a 
technological platform for the integration of III-V heterostructures onto Si substrates, permitting 
the spintronic devices to merge with standard Si circuitry and technology. 
 
In chapter 3, we introduced transfer printing technique for the heterogeneous integration of 
InGaAs nanomembranes on silicon semiconductors and thus the formation of van der Waals 
heterojunction photodiodes, which can enhance the spectral response and photoresponsivity of 
Si photodiodes. Transfer-printed InGaAs nanomembrane/Si heterojunction photodiode exhibits 
a high rectification ratio (7.73 × 104 at ±3 V) and low leakage current (7.44 × 10−5 A/cm2 at −3 
V) in a dark state. In particular, the photodiode shows high photoresponsivities (7.52 and 2.2 A 
W−1 at a reverse bias of −3 V and zero bias, respectively) in the broadband spectral range 
(400−1250 nm) and fast rise−fall response times (13−16 ms), demonstrating broadband and fast 
photodetection capabilities. The suggested III−V/Si van der Waals heterostructures can be a 
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robust platform for the fabrication of high-performance on-chip photodetectors compatible with 
Si integrated optical chips. 
 
In chapter 4, we introduced a vacuum-induced wrinkling method for the formation of 
ordered wrinkles in InGaAs nanomembranes (thickness, 42 nm) on PDMS microwell arrays as a 
strategy for deterministic and multidirectional wrinkle engineering of semiconductor 
nanomembranes. In this approach, a vacuum-induced pressure difference between the outer and 
inner sides of the microwell patterns covered with nanomembranes leads to bulging of the 
nanomembranes at the predefined microwells, which, in turn, results in stretch-induced wrinkle 
formation of the nanomembranes between the microwells. The direction and geometry of the 
nanomembrane wrinkles are well controlled by varying the PDMS modulus, depth, and shape of 
microwells, and the temperature during the transfer printing of nanomembrane onto 
heterogeneous substrates. The wrinkling method shown here can be applied to other 
semiconductor nanomembranes and may create an important platform to realize unconventional 
electronic devices with tunable electronic properties. 
 
In chapter 5, we introduced nanosheet-on-1D van der Waals heterostructure photodetectors 
based on a wet-transfer printing of MoS2 nanosheet on top of CuO nanowire. MoS2/CuO 
nanosheet-on-1D photodetectors show an excellent photocurrent rectification ratio with an 
ideality factor of 1.37, which indicates the formation of atomically sharp interface and high-
quality heterojunction between the MoS2/CuO heterostructure by the wet-transfer-enhanced van 
der Waals bonding. Furthermore, nanosheet-on-1D heterojunction photodetectors exhibit 
excellent photodetection capabilities with an ultrahigh photoresponsivity (~157.6 A/W), a high 
rectification ratio (~6,000 at ±2 V), a low dark current (~38 fA at –2 V), and a fast 
photoresponse time (~34.6 and 51.9 ms of rise and decay time), which cannot be achievable 
with 1D-on-nanosheet heterojunction photodetectors. The wet-transfer printing of nanosheet-on-
1D heterostructures introduced in this study provides a robust platform for the fundamental 
study of various combinations of 2D-on-1D heterostructures and their applications in novel 
heterojunction devices. 
 
In summary, this thesis presents the usefulness and possibility of the transfer printing 
process for the development of the high-performance and/or functional devices. In here, we 
confirmed that the limitations of the current silicon-based device with limited carrier mobility 
can be overcome by the transfer printing process of the high-carrier-mobility materials. We also 
presented the structural modulation of the semiconducting nanomembrane to increase the device 
performance, and applications for the optoelectronic devices through the heterojunctions of the 
low-dimensional materials and epitaxial semiconducting materials. These results show the 
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possibility of the fabrication of various heterojunction devices without limitation of the 
structures and materials. These techniques can be applied to high-performance microprocessor 
and multifunctional devices. Furthermore, it is expected to contribute to the development of 
novel optoelectronic devices.  
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